

ISO7840x High-Performance, 8000V_{PK} Reinforced Quad-Channel Digital Isolator

1 Features

- Signaling Rate: Up to 100Mbps
- Wide Supply Range: 2.25V to 5.5V
- 2.25V to 5.5V Level Translation
- Wide Temperature Range: -55°C to 125°C
- Low-Power Consumption, Typical 1.7mA per Channel at 1Mbps
- Low Propagation Delay: 11ns Typical (5V Supplies)
- Industry leading CMTI (Min): ±100kV/µs
- Robust Electromagnetic Compatibility (EMC)
- System-Level ESD, EFT, and Surge Immunity
- Low Emissions
- Isolation Barrier Life: >40 Years
- Wide Body SOIC-16 Package and Extra-Wide Body SOIC-16 Package Options
- Safety and Regulatory Approvals:
 - 8000V_{PK} Reinforced Isolation per DIN EN IEC 60747-17 (VDE 0884-17)
 - 5.7kV_{RMS} Isolation for 1 Minute per UL 1577
 - IEC 61010-1, IEC 62368-1, IEC 60601-1, and GB 4943.1 certifications

2 Applications

- **Industrial Automation**
- **Motor Control**
- **Power Supplies**
- Solar Inverters
- Medical Equipment
- Hybrid Electric Vehicles

3 Description

The ISO7840x device is a high-performance, quadchannel digital isolator with a 8000V_{PK} isolation voltage. This device has reinforced isolation certifications according to VDE, CSA, CQC, and TUV. The isolator provides high electromagnetic immunity and low emissions at low-power consumption while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by a silicon-dioxide (SiO₂) insulation barrier.

This device comes with enable pins that can be used to put the respective outputs in high impedance for multi-controller driving applications and to reduce power consumption. The ISO7840 device has four forward and zero reverse-direction channels. If the input power or signal is lost, the default output is high for the ISO7840 device and low for the ISO7840F device. See the *Device Functional Modes* section for further details.


Used in conjunction with isolated power supplies, this device helps prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through remarkable chip design and layout techniques, electromagnetic compatibility of the ISO7840 device has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance.

The ISO7840 device is available in 16-pin SOIC widebody (DW) and extra-wide body (DWW) packages.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾	BODY SIZE (NOM)
ISO7840	DW (16, SOIC)	10.30mm × 10.30mm	10.30mm × 7.50mm
ISO7840F	DWW (16, SOIC)	10.30mm × 17.25mm	10.30mm × 14.0mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



V_{CCI} and GNDI are supply and ground connections respectively for the input channels.

V_{CCO} and GNDO are supply and ground connections respectively for the output channels.

Simplified Schematic



Table of Contents

1 Features	1
2 Applications	1
3 Description	1
4 Pin Configuration and Functions	3
Pin Functions	
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	
5.4 Thermal Information	5
5.5 Power Ratings	<mark>5</mark>
5.6 Insulation Specifications	<mark>6</mark>
5.7 Safety-Related Certifications	7
5.8 Safety Limiting Values	7
5.9 Electrical Characteristics—5V Supply	8
5.10 Supply Characteristics—5V Supply	
5.11 Electrical Characteristics—3.3V Supply	9
5.12 Supply Current Characteristics—3.3V Supply	<mark>9</mark>
5.13 Electrical Characteristics—2.5V Supply	10
5.14 Supply Current Characteristics—2.5V Supply	10
5.15 Switching Characteristics—5V Supply	
5.16 Switching Characteristics—3.3V Supply	
5.17 Switching Characteristics—2.5V Supply	13
5.18 Insulation Characteristics Curves	1/

5.19 Typical Characteristics	15
6 Parameter Measurement Information	
7 Detailed Description	
7.1 Overview	
7.2 Functional Block Diagram	
7.3 Feature Description	
7.4 Device Functional Modes	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	
8.4 Layout	
9 Device and Documentation Support	
9.1 Documentation Support	
9.2 Related Links	
9.3 Receiving Notification of Documentation Updates	
9.4 Support Resources	
9.5 Trademarks	
9.6 Electrostatic Discharge Caution	
9.7 Glossary	
10 Revision History	
11 Mechanical, Packaging, and Orderable	27
Information	25
IIIIOIIIIauoii	20



4 Pin Configuration and Functions

Pin Functions

PIN	PIN Type ⁽¹⁾		DESCRIPTION		
NAME	NO.	Type	DESCRIPTION		
EN2	10	I	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.		
GND1	2		Ground connection for V _{CC1}		
GNDT	8		Ground connection for v _{CC1}		
CND2	9		Cround connection for V		
GND2 15		_	Ground connection for V _{CC2}		
INA	3	ı	nput, channel A		
INB	4	ı	Input, channel B		
INC	5	I	Input, channel C		
IND	6	I	Input, channel D		
NC	7	_	Not connected		
OUTA	14	0	Output, channel A		
OUTB	13	0	Output, channel B		
OUTC	12	0	Output, channel C		
OUTD	11	0	Output, channel D		
V _{CC1}	1	_	Power supply, V _{CC1}		
V _{CC2}	16	_	Power supply, V _{CC2}		

(1) I = Input, O = Output




Figure 4-1. DW and DWW Packages 16-Pin SOIC Top View



5 Specifications

5.1 Absolute Maximum Ratings

See (1)

			MIN	MAX	UNIT
V _{CC1} , V _{CC2}	Supply volta	$ge^{(2)}$	-0.5	6	V
		INx	-0.5	$V_{CCX} + 0.5^{(3)}$	
	Voltage	OUTx	-0.5	V _{CCX} + 0.5 ⁽³⁾	V
	3	-0.5	V _{CCX} + 0.5 ⁽³⁾		
Io	Output curre	nt	-15	15	mA
	Surge immu	nity		12.8	kV
T _{stg}	Storage tem	perature	-65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- (3) Maximum voltage must not exceed 6V

5.2 ESD Ratings

				VALUE	UNIT
			Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±6000	
\	/ _(ESD) E	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage		2.25		5.5	V
		V _{CCO} ⁽²⁾ = 5V	-4	,		
I _{OH}	High-level output current	$V_{CCO}^{(2)} = 3.3V$	-2			mA
		$V_{CCO}^{(2)} = 2.5V$	-1			
		V _{CCO} ⁽²⁾ = 5V		4		
I _{OL}	Low-level output current	$V_{CCO}^{(2)} = 3.3V$		2		mA
		$V_{CCO}^{(2)} = 2.5V$		1		
V _{IH}	High-level input voltage		0.7 × V _{CCI} ⁽²⁾		V _{CCI} (2)	V
V _{IL}	Low-level input voltage		0		0.3 × V _{CCI} (2)	V
DR	Signaling Rate		0		100	Mbps
TJ	Junction temperature ⁽¹⁾		-55		150	°C
T _A	Ambient temperature		-55	25	125	°C

- (1) To maintain the recommended operating conditions for T_J, see Section 5.4.
- (2) $V_{CCI} = Input\text{-side } V_{CC}$; $V_{CCO} = Output\text{-side } V_{CC}$.



5.4 Thermal Information

		ISO		
	THERMAL METRIC(1)	DW (SOIC)	DWW (SOIC)	UNIT
	I HERMAL METRICITY	16 Pins	16 Pins	
R _{θJA}	Junction-to-ambient thermal resistance	78.9	78.9	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	41.6	41.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.6	49.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	15.5	15.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	43.1	48.8	°C/W
R _{0JC(bottom)}	Junction-to-case(bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

5.5 Power Ratings

 V_{CC1} = V_{CC2} = 5.5V, T_J = 150°C, C_L = 15pF, input a 50MHz 50% duty cycle square wave

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D	Maximum power dissipation by ISO7840x				200	mW
P _{D1}	Maximum power dissipation by side-1 of ISO7840x				40	mW
P _{D2}	Maximum power dissipation by side-2 of ISO7840x				160	mW



5.6 Insulation Specifications

	DADAMETED	TEST COMPLETIONS	SPECIFI	ICATION	
	PARAMETER	TEST CONDITIONS	DW	DWW	UNIT
GENEF	RAL				
01.0	F-4(1)	Shortest pin-to-pin distance through air	>8.15	>14.5	mm
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air (typical)		15.0	mm
		Shortest pin-to-pin distance across the package surface	>8.15	>14.5	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface (typical)		15.0	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>21	>21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	>600	>600	V
	Material group		I	I	
	Overvoltage category per IEC	Rated mains voltage ≤ 600V _{RMS}	I–IV	I–IV	
	60664-1	Rated mains voltage ≤ 1000V _{RMS}	I–III	I–IV	
DIN EN	I IEC 60747-17 (VDE 0884-17)(2)	-			
V _{IORM}	Maximum repetitive peak isolation voltage		2121	2828	V _{PK}
V _{IOWM}	Maximum isolation working	AC voltage (sine wave); Time dependent dielectric breakdown (TDDB) Test, see Figure 5-1 and Figure 5-2	1500	2000	V _{RMS}
· IOVVIVI	voltage	DC voltage	2121	2828	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification) V _{TEST} = 1.2 x V _{IOTM} , t= 1s (100% production)	8000	8000	V _{PK}
V _{IMP}	Maximum impulse voltage (3)	Tested in air, 1.2/50µs waveform per IEC 62368-1	9800	9800	V _{PK}
V _{IOSM}	Maximum surge isolation voltage (4)	V _{IOSM} ≥ 1.3 x V _{IMP} ; Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	12800	12800	V _{PK}
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60s$; $V_{pd(m)} = 1.2 \times V_{IOTM} = 2545V_{PK}$ (DW) and $3394V_{PK}$ (DWW), $t_m = 10s$	≤5	≤5	
q _{pd}	Apparent charge ⁽⁵⁾	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60s$; $V_{pd(m)} = 1.6 \times V_{IORM} = 3394 V_{PK}$ (DW) and $4525 V_{PK}$ (DWW), $t_m = 10s$	≤5	≤5	рС
		Method b: At routine test (100% production); $V_{ini} = 1.2 \times V_{IOTM}, t_{ini} = 1s; \\ V_{pd(m)} = 1.875 \times V_{IORM}, t_m = 1s \text{ (method b1) or } \\ V_{pd(m)} = V_{ini}, t_m = t_{ini} \text{ (method b2)}$	≤5	≤5	
C _{IO}	Barrier capacitance, input to output ⁽⁶⁾	V _{IO} = 0.4 × sin (2πft), f = 1MHz	2	2	pF
		V _{IO} = 500V, T _A = 25°C	>10 ¹²	>10 ¹²	
R _{IO}	Isolation resistance, input to output (6)	V _{IO} = 500V, 100°C ≤ T _A ≤ 125°C	>10 ¹¹	>10 ¹¹	Ω
		V _{IO} = 500V at T _S = 150°C	>10 ⁹	>109	1
	Pollution degree		2	2	
	Climatic category		55/125/21	55/125/21	
UL 157	77		1		1
V _{ISO}	Withstand isolation voltage	V_{TEST} = V_{ISO} = 5700 V_{RMS} , t = 60s (qualification), V_{TEST} = 1.2 × V_{ISO} = 6840 V_{RMS} , t = 1s (100% production)	5700	5700	V _{RMS}

⁽¹⁾ Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal

- www.ti.com
 - in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured (2) by means of suitable protective circuits.
- Testing is carried out in air to determine the surge immunity of the package.
- Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier. (4)
- Apparent charge is electrical discharge caused by a partial discharge (pd).
- All pins on each side of the barrier tied together creating a two-terminal device.

5.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)		Certified according to UL 1577 Component Recognition Program	ı	Certified according to EN 61010-1 and EN 62368-1
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate number: CQC15001121716	Client ID number: 77311

5.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S Safety inpur		R _{0JA} = 78.9°C/W, V _I = 5.5V, T _J = 150°C, T _A = 25°C		,	288	
	Safety input, output, or supply current	R _{0JA} = 78.9°C/W, V _I = 3.6V, T _J = 150°C, T _A = 25°C			440	mA
		R _{0JA} = 78.9°C/W, V _I = 2.75V, T _J = 150°C, T _A = 25°C			576	
Ps	Safety input, output, or total power	R _{0JA} = 78.9°C/W, T _J = 150°C, T _A = 25°C			1584	mW
T _S	Maximum safety temperature				150	°C

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Section 5.4 is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



5.9 Electrical Characteristics—5V Supply

 $V_{CC1} = V_{CC2} = 5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = –4mA; see Figure 6-1	V _{CCO} ⁽¹⁾ – 0.4	V _{CCO} (1) – 0.2		V
V _{OL}	Low-level output voltage	I _{OL} = 4mA; see Figure 6-1		0.2	0.4	V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 × V _{CCI} ⁽¹⁾			V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx or EN2			10	μA
I _{IL}	Low-level input current	V _{IL} = 0V at INx or EN2	-10			μA
CMTI	Common-mode transient immunity	$V_I = V_{CCI}$ (1) or 0V, $V_{CM} = 1500V$; see Figure 6-4	100			kV/μs
Cı	Input capacitance	$V_1 = V_{CC}/2 + 0.4 \times \sin(2\pi ft)$, f = 1MHz, $V_{CC} = 5V$		2		pF

⁽¹⁾ V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} .

5.10 Supply Characteristics—5V Supply

 $V_{CC1} = V_{CC2} = 5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TE	ST CONDITIONS	•	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
			V (ISO7840F), V _I = V _{CCI}	I _{CC1}		1.3	2	mA
	Disable	⁽¹⁾ (ISO7840)		I _{CC2}		0.4	0.6	ША
	Disable		/ _{CCI} ⁽¹⁾ (ISO7840F), V _I =	I _{CC1}		6	8.5	mA
		0V (ISO7840) Ef	0V (ISO7840) EN2 = 0V			0.4	0.6	111/1
		V _I = 0V (ISO784	$0F), V_I = V_{CCI}^{(1)}$	I _{CC1}		1.3	2	mA
	DC signal	(ISO7840)		I _{CC2}		2.2	3.1	
		V _I = V _{CCI} ⁽¹⁾ (ISO7840F), V _I = 0V (ISO7840)		I _{CC1}		5.9	8.6	mA
Supply current				I _{CC2}		2.5	3.3	1117 (
Cappiy carrent		1Mbps		I _{CC1}		3.6	5.3	mA
				I _{CC2}		2.6	3.7	ША
		10Mbps		I _{CC1}		3.8	5.4	mA
	All channels switching with square wave clock input;	Townspo		I _{CC2}		4.5	5.9	1117 (
	C _L = 15pF		DW package	I _{CC1}		5.1	5.9	mA
		100Mbps	D VV package	I _{CC2}		23.8	.8 27.4	111/1
		DWW package	I _{CC1}		5.1	5.9	mA	
			I _{CC2}		23.8	28.5	ША	

⁽¹⁾ V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} .



5.11 Electrical Characteristics—3.3V Supply

V_{CC1} = V_{CC2} = 3.3V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -2mA; see Figure 6-1	$V_{CCO}^{(1)} - 0.4$	$V_{CCO}^{(1)} - 0.2$		V
V _{OL}	Low-level output voltage	I _{OL} = 2mA; see Figure 6-1		0.2	0.4	V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 × V _{CCI} ⁽¹⁾			V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx or EN2			10	μA
I _{IL}	Low-level input current	V _{IL} = 0V at INx or EN2	-10			μA
СМТІ	Common-mode transient immunity	$V_I = V_{CCI}$ (1) or 0V, $V_{CM} = 1500V$; see Figure 6-4	100			kV/μs

⁽¹⁾ V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} .

5.12 Supply Current Characteristics—3.3V Supply

 $V_{CC1} = V_{CC2} = 3.3V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TES	ST CONDITIONS	SUPPLY CURRENT	MIN TYP	MAX	UNIT
	Disable	EN2 = 0V, V _I = 0V (ISO7840F), V _I =	I _{CC1}	1.3	2	mA
		V _{CCI} ⁽¹⁾ (ISO7840)	I _{CC2}	0.4	0.6	ША
	Disable	EN2 = 0V, V _I = V _{CCI} ⁽¹⁾ (ISO7840F), V _I	I _{CC1}	6	8.5	mA
		= 0V (ISO7840)	I _{CC2}	0.4	0.6	ША
	DC signal	V _I = 0V (ISO7840F), V _I = V _{CCI} ⁽¹⁾	I _{CC1}	1.3	2	mA
		(ISO7840)	I _{CC2}	2.2	3	ША
Supply current		V _I = V _{CCI} ⁽¹⁾ (ISO7840F), V _I = 0V	I _{CC1}	5.9	8.6	mA
Supply current		(ISO7840)	I _{CC2}	2.4	3.3	ША
		1Mbpc	I _{CC1}	3.6	5.3	mA
		1Mbps	I _{CC2}	2.5	3.6	ША
	All channels switching with	10Mbpg	I _{CC1}	3.7	3.7 5.3	mA
	square wave clock input; C _L = 15pF	10Mbps	I _{CC2}	3.9	5.1	шА
		100Mbps	I _{CC1}	4.5	4.5 5.8	
		Toolving	I _{CC2}	17.7	20.6	mA

⁽¹⁾ V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} .



5.13 Electrical Characteristics—2.5V Supply

 $V_{CC1} = V_{CC2} = 2.5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -1mA; see Figure 6-1	V _{CCO} ⁽¹⁾ – 0.4	V _{CCO} ⁽¹⁾ – 0.2		V
V _{OL}	Low-level output voltage	I _{OL} = 1mA; see Figure 6-1		0.2	0.4	V
V _{I(HYS)}	Input threshold voltage hysteresis		0.1 × V _{CCI} ⁽¹⁾			V
I _{IH}	High-level input current	V _{IH} = V _{CCI} ⁽¹⁾ at INx or EN2			10	μA
I _{IL}	Low-level input current	V _{IL} = 0V at INx or EN2	-10			μA
CMTI	Common-mode transient immunity	$V_1 = V_{CC1}$ (1) or 0V, $V_{CM} = 1500V$; see Figure 6-4	100			kV/μs

⁽¹⁾ V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} .

5.14 Supply Current Characteristics—2.5V Supply

 $V_{CC1} = V_{CC2} = 2.5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TE	ST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
		EN2 = 0V, V _I = 0V (Devices with suffix	I _{CC1}		1.3	2	mA
		F), $V_I = V_{CCI}$ (1) (Devices without suffix F)	I _{CC2}		0.4	0.6	IIIA
	Disable	EN2 = 0V, $V_I = V_{CCI}$ (1) (Devices with	I _{CC1}		6	8.5	
		suffix F), V _I = 0V (Devices without suffix F)	I _{CC2}		0.4	0.6	mA
	DC signal	$V_I = 0V$ (Devices with suffix F), $V_I = V_{CCI}$ (1) (Devices without suffix F)	I _{CC1}		1.3	2	mA
			I _{CC2}		2.2	3	IIIA
Supply current		$V_I = V_{CCI}$ (1) (Devices with suffix F), $V_I =$	I _{CC1}		5.9	8.6	mA
'''		0V (Devices without suffix F)	I _{CC2}		2.4 3.3	3.3	
		1Mbps	I _{CC1}		3.6	5.3	mA
		Timbps	I _{CC2}		2.5	3.5	IIIA
	All channels switching with	10Mbps	I _{CC1}		3.7	5.3	mA
	square wave clock input; C _L = 15pF	Tolvibps	I _{CC2}		3.5	4.7	IIIA
		100Mbpc	I _{CC1}		4.4	5.7	mA
		100Mbps	I _{CC2}		13.9	16.4	IIIA

⁽¹⁾ V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} .



5.15 Switching Characteristics—5V Supply

 $V_{CC1} = V_{CC2} = 5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 6.1	6	11	16	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 6-1		0.55	4.1	ns
t _{sk(o)}	Channel-to-channel output skew time ⁽²⁾	Same-direction channels			2.5	ns
$t_{\rm sk(pp)}$	Part-to-part skew time ⁽³⁾				4.5	ns
t _r	Output signal rise time	See Figure 6-1		1.7	3.9	ns
t_f	Output signal fall time	Gee rigure 0-1		1.9	3.9	ns
t _{PHZ}	Disable propagation delay, high-to-high impedance output			12	20	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output			12	20	ns
	Enable propagation delay, high impedance-to-high output for ISO7840	See Figure 6.2		10	20	ns
^t PZH	Enable propagation delay, high impedance-to-high output for ISO7840F	See Figure 6-2		2	2.5	μs
	Enable propagation delay, high impedance-to-low output for ISO7840			2	2.5	μs
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO7840F			10	20	ns
t _{fs}	Default output delay time from input power loss	Measured from the time V _{CC} goes below 1.7V. See Figure 6-3		0.2	9	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100Mbps		0.90		ns

⁽¹⁾ Also known as pulse skew.

t_{sk(o)} is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

⁽³⁾ $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



5.16 Switching Characteristics—3.3V Supply

V_{CC1} = V_{CC2} = 3.3V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 6.4	6	10.8	16	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 6-1		0.7	4.2	ns
t _{sk(o)}	Channel-to-channel output skew time(2)	Same-direction channels			2.2	ns
$t_{\rm sk(pp)}$	Part-to-part skew time				4.5	ns
t _r	Output signal rise time	See Figure 6-1		8.0	3	ns
t _f	Output signal fall time	- See Figure 0-1		0.8	3	ns
t _{PHZ}	Disable propagation delay, high-to-high impedance output			17	32	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output			17	32	ns
	Enable propagation delay, high impedance-to-high output for ISO7840	See Figure 6.2		17	32	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO7840F	- See Figure 6-2		2	2.5	μs
	Enable propagation delay, high impedance-to-low output for ISO7840			2	2.5	μs
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO7840F			17	32	ns
t _{fs}	Default output delay time from input power loss	Measured from the time V _{CC} goes below 1.7V. See Figure 6-3		0.2	9	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100Mbps		0.91		ns

⁽¹⁾ Also known as Pulse Skew.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

⁽²⁾ $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.



5.17 Switching Characteristics—2.5V Supply

 $V_{CC1} = V_{CC2} = 2.5V \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation delay time	See Figure 6.4	7.5	11.7	17.5	ns
PWD	Pulse width distortion ⁽¹⁾ t _{PHL} - t _{PLH}	See Figure 6-1		0.66	4.2	ns
t _{sk(o)}	Channel-to-channel output skew time(2)	Same-direction Channels		-	2.2	ns
t _{sk(pp)}	Part-to-part skew time ⁽³⁾				4.5	ns
t _r	Output signal rise time	See Figure 6-1		1	3.5	ns
t _f	Output signal fall time	See Figure 0-1		1.2	3.5	ns
t _{PHZ}	Disable propagation delay, high-to-high impedance output			22	45	ns
t _{PLZ}	Disable propagation delay, low-to-high impedance output			22	45	ns
	Enable propagation delay, high impedance-to-high output for ISO7840	See Figure 6.2		18	45	ns
t _{PZH}	Enable propagation delay, high impedance-to-high output for ISO7840F	See Figure 6-2		2	2.5	μs
	Enable propagation delay, high impedance-to-low output for ISO7840			2	2.5	μs
t _{PZL}	Enable propagation delay, high impedance-to-low output for ISO7840F			18	45	ns
t _{fs}	Default output delay time from input power loss	Measured from the time V _{CC} goes below 1.7V. See Figure 6-3		0.2	9	μs
t _{ie}	Time interval error	2 ¹⁶ – 1 PRBS data at 100Mbps		0.91		ns

⁽¹⁾ Also known as pulse skew.

⁽²⁾ $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

⁽³⁾ $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



5.18 Insulation Characteristics Curves




Figure 5-1. Reinforced Isolation Capacitor Life Time Projection for Devices in DW Package




Figure 5-2. Reinforced Isolation Capacitor Life Time Projection for Devices in DWW Package




Figure 5-3. Thermal Derating Curve for Limiting Current per VDE





Figure 5-4. Thermal Derating Curve for Limiting Power per VDE

Submit Document Feedback



5.19 Typical Characteristics



Free-Air Temperature (°C) DOOS

Figure 5-9. Power Supply Undervoltage Threshold


vs Free-Air Temperature

Figure 5-10. Propagation Delay Time vs Free-Air

Temperature




6 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50kHz, 50% duty cycle, $t_f \leq$ 3ns, $t_f \leq$
- B. $C_L = 15pF$ and includes instrumentation and fixture capacitance within $\pm 20\%$.


Figure 6-1. Switching Characteristics Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 10kHz, 50% duty cycle, t_r ≤ 3ns, t_f ≤ 3ns, Z_O = 5O
- B. C_L = 15pF and includes instrumentation and fixture capacitance within ±20%.


Figure 6-2. Enable/Disable Propagation Delay Time Test Circuit and Waveform





A. $C_L = 15pF$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 6-3. Default Output Delay Time Test Circuit and Voltage Waveforms



A. $C_L = 15pF$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 6-4. Common-Mode Transient Immunity Test Circuit



7 Detailed Description

7.1 Overview

The ISO7840 device uses an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon-dioxide based isolation barrier. The transmitter sends a high-frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. If the EN pin is low then the output goes to high impedance. The ISO7840 device also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions because of the high-frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 7-1, shows a functional block diagram of a typical channel.

7.2 Functional Block Diagram




Figure 7-1. Conceptual Block Diagram of a Digital Capacitive Isolator

Figure 7-2 shows a conceptual detail of how the ON-OFF keying scheme works.




Figure 7-2. On-Off Keying (OOK) Based Modulation Scheme

Submit Document Feedback



7.3 Feature Description

Table 7-1 lists the device features.

Table 7-1. Device Features

PART NUMBER	PART NUMBER CHANNEL DIRECTION		MAXIMUM DATA RATE	DEFAULT OUTPUT
ISO7840	4 Forward,	5700V _{RMS} / 8000V _{PK} ⁽¹⁾	100Mbps	High
1307640	0 Reverse	3700 V RMS 7 0000 V PK	Toolvibps	riigii
ISO7840F	4 Forward,	5700V _{RMS} / 8000V _{PK} ⁽¹⁾	100Mbps	Low
1307640F	0 Reverse	3700 V RMS / 6000 V PK	Toolvibps	Low

⁽¹⁾ See Insulation Specifications for detailed isolation ratings.

7.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge, and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7840 device incorporates many chip-level design improvements for overall system robustness. Some of these improvements include

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- · Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by providing purely differential internal operation.

7.4 Device Functional Modes

Table 7-2 lists the ISO7840 functional modes.

Table 7-2. Function Table

V _{CCI}	V _{cco}	INPUT (INx) ⁽²⁾	OUTPUT ENABLE (EN2)	OUTPUT (OUTx)	COMMENTS
		Н	H or open	Н	Normal Operation:
PU	PU	L	H or open	L	A channel output assumes the logic state of the input.
		Open	H or open	Default	Default mode: When INx is open, the corresponding channel output goes to the default logic state. Default= High for ISO7840 and Low for ISO7840F.
Х	PU	Х	L	Z	A low value of Output Enable causes the outputs to be high-impedance
PD	PU	x	H or open	Default	Default mode: When V_{CCI} is unpowered, a channel output assumes the logic state based on the selected default option. Default= High for IISO7840 and Low for ISO7840F. When V_{CCI} transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When V_{CCI} transitions from powered-up to unpowered, channel output assumes the selected default state.
Х	PD	Х	Х	Undetermined	When $V_{\rm CCO}$ is unpowered, a channel output is undetermined ⁽¹⁾ . When $V_{\rm CCO}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input

⁽¹⁾ The outputs are undetermined when $1.7V < V_{CCI}$, $V_{CCO} < 2.25V$.

⁽²⁾ A strongly driven input signal can weakly power the floating V_{CC} through an internal protection diode and cause undetermined output.



7.4.1 Device I/O Schematics




Figure 7-3. Device I/O Schematics

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The ISO7840 device is a high-performance, quad-channel digital isolator with a $5.7 kV_{RMS}$ isolation voltage . The device comes with enable pins on each side that can be used to put the respective outputs in high impedance for multi-controller driving applications and reduce power consumption. The ISO7840 device uses single-ended CMOS-logic switching technology. The supply voltage range is from 2.25V to 5.5V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.



8.2 Typical Application




Figure 8-1. Isolated Data Acquisition System for Process Control

8.2.1 Design Requirements

For this design example, use the parameters shown in Table 8-1.

Table 8-1. Design Parameters

PARAMETER	VALUE					
Supply voltage	2.25V to 5.5V					
Decoupling capacitor between V _{CC1} and GND1	0.1μF					
Decoupling capacitor from V _{CC2} and GND2	0.1µF					

8.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO7840 device only requires two external bypass capacitors to operate.






Figure 8-2. Typical ISO7840 Circuit Hook-Up

8.2.3 Application Curve

The typical eye diagram of the ISO7840 device indicates low jitter and wide open eye at the maximum data rate of 100Mbps.




Figure 8-3. Eye Diagram at 100Mbps PRBS, 5V and 25°C

8.3 Power Supply Recommendations

To help provide reliable operation at data rates and supply voltages, a $0.1\mu F$ bypass capacitor is recommended at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors must be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments SN6501. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 Transformer Driver for Isolated Power Supplies.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

8.4 Layout

8.4.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 8-4). Layer stacking must be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of the
 inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits
 of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100pF/inch².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links typically have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep the planes symmetrical. This makes the stack mechanically stable and prevents warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to *Digital Isolator Design Guide*.

8.4.1.1 PCB Material

For digital circuit boards operating at less than 150Mbps, (or rise and fall times greater than 1ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

8.4.2 Layout Example




Figure 8-4. Layout Example Schematic



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, DS123x 2- and 4-Channel, 24-Bit, Delta-Sigma ADCs for Bridge Sensors, data sheet
- · Texas Instruments, Digital Isolator Design Guide, application note
- Texas Instruments, Isolation Glossary, application note
- Texas Instruments, MSP430G2x32, MSP430G2x02 Mixed Signal Microcontrollers, data sheet
- Texas Instruments, Transformer Driver for Isolated Power Supplies, data sheet

9.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 9-1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO7840	Click here	Click here	Click here	Click here	Click here
ISO7840F	Click here	Click here	Click here	Click here	Click here

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (April 2016) to Revision C (July 2025)

Page

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

	INSTRUMENTS	ISO/840, ISO/840F
ww	w.ti.com	SLLSEN2C - JULY 2015 - REVISED JULY 2025
•	Added the Receiving Notification of Documentation Updates section	24

C	hanges from Revision A (March 2016) to Revision B (April 2016)	Page
•	Added Features 2.25V to 5.5V Level Translation.	1
•	Changed the number of years for the isolation barrier life in the Features section	1
•	VDE certification is now complete	1
•	Changed the input-to-output test voltage parameter to apparent charge in the Insulation Specifications	6
•	Changed V _{CCO} to V _{CCI} for the minimum value of the input threshold voltage hysteresis parameter in all electrical characteristics tables	
•	Added V _{CM} to the test condition of the common-mode transient immunity parameter in all electrical characteristics tables	
•	Added the lifetime projection graphs for DW and DWW packages to the Safety Limiting Values section	

С	hanges from Revision * (July 2015) to Revision A (February 2016)	Page
•	Changed Features From: Industry leading CMTI To: Industry leading CMTI (MIN)	1
•	Changed the Safety and Regulatory Approvals list of Features	1
•	Added Features "TUV Certification per EN 61010-1 and EN 60950-1"	1
•	Changed text in the first paragraph of the Description From: "certifications according to VDE, CSA, and	
	CQC". To: "certifications according to VDE, CSA, CQC, and TUV."	1
•	Added the DWW package to the Section 5.4	5
•	Changed Package Insulation and Safety-Related Specifications, added the 16-DWW Package informat	ion <mark>6</mark>
•	Added the DWW package information, added "Climatic category", and deleted Note 1 in	
	Insulation Characteristics	<mark>6</mark>
•	Added Note 1 to Insulation Characteristics	<mark>6</mark>
•	Changed IEC 60664-1 Ratings Table	6
•	Added the TUV and DWW package information to the Regulatory Information section and Regulatory	
	Information. Deleted Note 1 in Regulatory Information	<mark>7</mark>
•	Changed the Supply Current section of Supply Characteristics—5V Supply	8
•	Changed the Supply Current section of Supply Current Characteristics—3.3V Supply	9
•	Changed the Supply Current section of Supply Current Characteristics—2.5V Supply	10
•	Changed Device I/O Schematics	<mark>20</mark>

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


DW0016B





PACKAGE OUTLINE

SOIC - 2.65 mm max height



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.

 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.


www.ti.com



EXAMPLE BOARD LAYOUT

DW0016B

SOIC - 2.65 mm max height



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


www.ti.com



EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

 9. Board assembly site may have different recommendations for stencil design.

www.ti.com




DWW0016A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 mm per side.
 This dimension does not include interlead flash.






EXAMPLE BOARD LAYOUT

DWW0016A

SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






EXAMPLE STENCIL DESIGN

DWW0016A

SOIC - 2.65 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.8. Board assembly site may have different recommendations for stencil design.

www.ti.com

18-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
ISO7840DW	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840
ISO7840DW.A	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840
ISO7840DW.B	Active	Production	SOIC (DW) 16	40 TUBE	-	Call TI	Call TI	-55 to 125	
ISO7840DWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840
ISO7840DWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840
ISO7840DWR.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	-	Call TI	Call TI	-55 to 125	
ISO7840DWW	Active	Production	SOIC (DWW) 16	45 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840
ISO7840DWW.A	Active	Production	SOIC (DWW) 16	45 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840
ISO7840DWW.B	Active	Production	SOIC (DWW) 16	45 TUBE	-	Call TI	Call TI	-55 to 125	
ISO7840DWWR	Active	Production	SOIC (DWW) 16	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840
ISO7840DWWR.A	Active	Production	SOIC (DWW) 16	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840
ISO7840DWWR.B	Active	Production	SOIC (DWW) 16	1000 LARGE T&R	-	Call TI	Call TI	-55 to 125	
ISO7840FDW	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F
ISO7840FDW.A	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F
ISO7840FDW.B	Active	Production	SOIC (DW) 16	40 TUBE	-	Call TI	Call TI	-55 to 125	
ISO7840FDWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F
ISO7840FDWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F
ISO7840FDWR.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	-	Call TI	Call TI	-55 to 125	
ISO7840FDWRG4	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F
ISO7840FDWRG4.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F
ISO7840FDWRG4.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	-	Call TI	Call TI	-55 to 125	
ISO7840FDWW	Active	Production	SOIC (DWW) 16	45 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F
ISO7840FDWW.A	Active	Production	SOIC (DWW) 16	45 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F
ISO7840FDWW.B	Active	Production	SOIC (DWW) 16	45 TUBE	=	Call TI	Call TI	-55 to 125	
ISO7840FDWWR	Active	Production	SOIC (DWW) 16	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F
ISO7840FDWWR.A	Active	Production	SOIC (DWW) 16	1000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7840F
ISO7840FDWWR.B	Active	Production	SOIC (DWW) 16	1000 LARGE T&R	-	Call TI	Call TI	-55 to 125	

⁽¹⁾ Status: For more details on status, see our product life cycle.



PACKAGE OPTION ADDENDUM

www.ti.com 18-Jul-2025

- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7840DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7840DWWR	SOIC	DWW	16	1000	330.0	24.4	18.0	10.0	3.0	20.0	24.0	Q1
ISO7840FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7840FDWRG4	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7840FDWWR	SOIC	DWW	16	1000	330.0	24.4	18.0	10.0	3.0	20.0	24.0	Q1



www.ti.com 18-Jul-2025




*All dimensions are nominal

7 til dilliciololio ale Hollina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7840DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7840DWWR	SOIC	DWW	16	1000	350.0	350.0	43.0
ISO7840FDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7840FDWRG4	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7840FDWWR	SOIC	DWW	16	1000	350.0	350.0	43.0

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO7840DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7840DW.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7840DWW	DWW	SOIC	16	45	507	20	5000	9
ISO7840DWW.A	DWW	SOIC	16	45	507	20	5000	9
ISO7840FDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7840FDW.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7840FDWW	DWW	SOIC	16	45	507	20	5000	9
ISO7840FDWW.A	DWW	SOIC	16	45	507	20	5000	9

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated