


ISO3086T 絶縁型 5V RS-485 トランシーバ、統合型トランス・ドライバ付き

1 特長

- TIA/EIA-485 を満たすか上回る
- 信号速度: 最高 20Mbps
- 1/8 単位負荷 - 1 個のバスに最大 256 個のノード
- サーマル・シャットダウン保護機能
- 標準効率 > 60% ($I_{LOAD} = 100mA$) - [SLUU469](#) を参照してください
- 7pF の低バス容量 (代表値)
- 50kV/ μ s の代表的な過渡耐性
- バスの開放、短絡、またはアイドル時のフェイル・セーフを備えるレシーバ
- ロジック入力は 5V 許容
- バス・ピン ESD 保護
 - バス・ピンと GND2 の間で 11kV HBM
 - バス・ピンと GND1 の間に 6kV HBM
- 安全および規制当局の承認
 - DIN EN IEC 60747-17 (VDE 0884-17) に準拠した基本絶縁耐圧: 4242V_{PK}
 - UL 1577 に準拠した絶縁耐圧: 2500V_{RMS} (1 分間)
 - CSA Component Acceptance Notice 5A、IEC 60950-1 および IEC 61010-1 標準

2 アプリケーション

- 絶縁型 RS-485/RS-422 インターフェイス
- ファクトリ・オートメーション
- モータおよびモーション制御
- HVAC およびビルディング・オートメーション・ネットワーク
- ネットワーク接続セキュリティ・ステーション



代表的なアプリケーション回路

3 概要

ISO3086T は、絶縁トランスに 1 次電圧を供給する発振器出力を内蔵した絶縁型差動ライン・トランシーバです。デバイスは、RS-485 および RS-422 アプリケーションの全二重差動ライン・トランシーバで、ピン 11 をピン 14 に、ピン 12 をピン 13 に接続することで、半二重動作に簡単に構成できます。

これらのデバイスは、はるかに広い同相電圧範囲を許容するためにグランド・ループが切断されているため、長い伝送ラインに理想的です。各デバイスの対称型絶縁バリアは、バスライン・トランシーバとロジックレベル・インターフェイスとの間で、VDE に従い、4242 V_{PK} で 1 分間の絶縁を行うことがテスト済みです。

ケーブル接続されたすべての I/O は、各種ノイズ源からの電気的ノイズの過渡現象にさらされる可能性があります。このようなノイズ過渡は、十分な大きさと持続時間を持つ場合、トランシーバまたは隣接している高感度回路に損傷を与える可能性があります。これらの絶縁型デバイスは、保護機能を大幅に強化し、高価な制御回路の損傷リスクを低減できます。

ISO3086T は、-40°C～85°Cで動作が規定されています。

製品情報 (1)

部品番号	パッケージ	本体サイズ (公称)
ISO3086T	SOIC (16)	10.30mm × 7.50mm

(1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、必ず最新版の英語版をご参照ください。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参考ください。

Table of Contents

1 特長.....	1	7 Parameter Measurement Information.....	16
2 アプリケーション.....	1	8 Detailed Description.....	20
3 概要.....	1	8.1 Overview.....	20
4 Revision History.....	2	8.2 Functional Block Diagram.....	20
5 Pin Configuration and Functions.....	3	8.3 Device Functional Modes.....	21
6 Specifications.....	4	9 Application and Implementation.....	24
6.1 Absolute Maximum Ratings.....	4	9.1 Application Information.....	24
6.2 ESD Ratings.....	4	9.2 Typical Application.....	24
6.3 Recommended Operating Conditions.....	4	10 Power Supply Recommendations.....	27
6.4 Thermal Information.....	6	11 Layout.....	28
6.5 Power Ratings.....	6	11.1 Layout Guidelines.....	28
6.6 Insulation Specifications.....	6	11.2 Layout Example.....	29
6.7 Safety-Related Certifications.....	7	12 Device and Documentation Support.....	30
6.8 Safety Limiting Values.....	7	12.1 Documentation Support.....	30
6.9 Electrical Characteristics: Driver.....	8	12.2 ドキュメントの更新通知を受け取る方法.....	30
6.10 Electrical Characteristics: Receiver.....	8	12.3 サポート・リソース.....	30
6.11 Transformer Driver Characteristics.....	9	12.4 Trademarks.....	30
6.12 Supply Current.....	10	12.5 静電気放電に関する注意事項.....	30
6.13 Switching Characteristics: Driver.....	11	12.6 用語集.....	30
6.14 Switching Characteristics: Receiver.....	11	13 Mechanical, Packaging, and Orderable Information.....	30
6.15 Insulation Characteristics Curves.....	11		
6.16 Typical Characteristics.....	12		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision D (October 2015) to Revision E (August 2023)	Page
• ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
• Updated Thermal Characteristics, Safety Limiting Values, and Thermal Derating Curves to provide more accurate system-level thermal calculations.....	6
• Updated electrical and switching characteristics to match device performance.....	8

Changes from Revision C (July 2011) to Revision D (October 2015)	Page
• 「特長」の項目「TIA/EIA-485 を満たすか上回る」を追加.....	1
• VDE 規格を DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 に変更.....	1
• 「ピン構成および機能」セクション、「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1

Changes from Revision * (January 2011) to Revision A (March 2011)	Page
• 特長と概要を変更。.....	1
• データシートを次のように変更：「レビュー」から「量産」.....	1
• Added 図 9-2 Typical Application Circuit.....	3

5 Pin Configuration and Functions




図 5-1. DW Package 16-Pin SOIC Top View

表 5-1. Pin Functions

NAME	PIN NO.	I/O	DESCRIPTION
A	14	I	Non-inverting Receiver Input
B	13	I	Inverting Receiver Input
D1	1	O	Transformer Driver Terminal 1, Open Drain Output
D2	2	O	Transformer Driver Terminal 2, Open Drain Output
D	8	I	Driver Input
DE	7	I	Driver Enable Input
GND1	3	—	Logic-side Ground
GND2	9, 15	—	Bus-side Ground. Both pins are internally connected.
NC	10	—	No Connect. This pin is not connected to any internal circuitry.
R	5	O	Receiver Output
RE	6	I	Receiver Enable Input. This pin has complementary logic.
V _{CC1}	4	—	Logic-side Power Supply
V _{CC2}	16	—	Bus-side Power Supply
Y	11	O	Non-inverting Driver Output
Z	12	O	Inverting Driver Output

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC} ⁽²⁾	Supply voltage, V _{CC1} , V _{CC2}	-0.3	6	V
V _A , V _B , V _Y , V _Z	Voltage at any bus I/O terminal (A,B,Y,Z)	-9	14	V
V _{D1} , V _{D2}	Voltage at D1, D2		14	V
V _(TRANS)	Voltage input, transient pulse, A, B, Y, and Z (through 100Ω, see Figure 27)	-50	50	V
V _I	Voltage input at any D, DE or RE terminal	-0.5	6	V
I _O	Receiver output current	-10	10	mA
I _{D1} , I _{D2}	Transformer Driver Output Current		450	mA
T _J	Junction temperature		150	°C
T _{STG}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Bus pins and GND1	±6000	V
V _(ESD)		Bus pins and GND2	±11000	V
V _(ESD)		All pins	±4000	V
V _(ESD)	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾		±1500	V
V _(ESD)	Machine model (MM), ANSI/ESDS5.2-1996		±200	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V _{CC1}	Logic-side supply voltage - 3.3V operation	3	3.3	3.6	V
V _{CC1}	Logic-side supply voltage - 5 V operation	4.5	5	5.5	V
V _{CC2}	Bus-side supply voltage	4.5	5	5.5	V
V _{IC}	Voltage at any bus terminal (separately or common-mode)	-7		12	V
V _{IH}	High-level input voltage (RE inputs)	2		V _{CC1}	V
V _{IH}	High-level input voltage (D, DE inputs)	0.7*V _{CC}			V
V _{IL}	Low-level input voltage (RE inputs)	0		0.8	V
V _{IL}	Low-level input voltage (D, DE inputs)	0		0.3*V _{CC}	V
V _{ID}	Differential input voltage, A with respect to B	-12		12	V
V _{ID}	Differential input voltage, Dynamic		See Figure 16		V
R _L	Differential load resistance	54	60		Ω
I _O	Output current, Driver	-60		60	mA

		MIN	TYP	MAX	UNIT
I _O	Output current, Receiver	-8		8	mA
T _A	Operating ambient temperature	-40		85	°C
1/t _{UI}	Signaling Rate			20	Mbps

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ISO308x	UNIT
		DW (SOIC)	
		16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	80.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	43.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	49.7	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	13.8	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	41.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D	Maximum power dissipation (both sides)	V _{CC1} = V _{CC2} = 5.5V, T _J = 150°C, R _L = 54Ω, C _L = 50pF (Driver), C _L = 15pF (Receiver), Input a 10 MHz 50% duty cycle square wave to Driver and Receiver			490	mW

6.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	VALUE	UNIT
			DW-16	
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	8	um
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	>400	V
	Material group	According to IEC 60664-1	II	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 150 V _{RMS}	I-IV	
		Rated mains voltage ≤ 300 V _{RMS}	I-III	
DIN EN IEC 60747-17 (VDE 0884-17) ⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	566	V _{PK}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification); V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production)	4242	V _{PK}
q _{pd}	Apparent charge ⁽³⁾	Method b; At routine test (100% production) V _{iini} = 1.2 × V _{IOTM} , t _{iini} = 1 s; V _{pd(m)} = 1.5 × V _{IORM} , t _m = 1 s	≤5	pC
C _{IO}	Barrier capacitance, input to output ⁽⁴⁾	V _{IO} = 0.4 × sin (2πf _t), f = 1 MHz	2	pF
C _I	Input capacitance to ground	V _I = V _{CC} /2 + 0.4 × sin(2πf _t), f = 1 MHz, V _{CC} = 5 V	2	pF
R _{IO}	Isolation resistance ⁽⁴⁾	V _{IO} = 500 V, T _A = 25°C	>10 ¹²	Ω
		V _{IO} = 500 V, T _S = 150°C	>10 ¹²	
	Pollution degree		2	
	Climatic category		40/085/21	
UL 1577				

PARAMETER		TEST CONDITIONS	VALUE	UNIT
			DW-16	
V _{ISO}	Maximum withstanding isolation voltage	V _{TEST} = V _{ISO} , t = 60 s (qualification), V _{TEST} = 1.2 x V _{ISO} , t = 1 s (100% production)	2500	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *basic electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (4) All pins on each side of the barrier tied together creating a two-terminal device.

6.7 Safety-Related Certifications

VDE	CSA	UL
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Certified according to IEC 60950-1 and IEC 61010-1	Approved under UL 1577 Component Recognition Program
Basic insulation Maximum Transient Isolation Voltage, 4242 V _{PK} Maximum Surge Isolation Voltage, 4000 V _{PK} Maximum Repetitive Peak Isolation Voltage, 566 V _{PK}	3000 V _{RMS} Isolation Rating; Reinforced insulation per CSA 61010-1 and IEC 61010-1 150 V _{RMS} working voltage; Basic insulation per CSA 61010-1 and IEC 61010-1 600 V _{RMS} working voltage; Basic insulation per CSA 60950-1 and IEC 60950-1 760 V _{RMS} working voltage	Single protection, 2500 V _{RMS}
Certificate number: 40047657	Master contract number: 220991	File number: E181974

6.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-16 PACKAGE					
I _S	Safety input, output, or supply current $R_{\theta JA} = 80.5^{\circ}\text{C}/\text{W}$, V _I = 5.5 V, T _J = 150°C, T _A = 25°C			282	mA
T _S	Maximum safety temperature			150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.
The junction-to-air thermal resistance, R_{θJA}, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$$T_J = T_A + R_{\theta JA} \times P$$
, where P is the power dissipated in the device.

$$T_{J(\max)} = T_S = T_A + R_{\theta JA} \times P_S$$
, where T_{J(max)} is the maximum allowed junction temperature.

$$P_S = I_S \times V_I$$
, where V_I is the maximum input voltage.

6.9 Electrical Characteristics: Driver

All typical specs are at $V_{CC1}=3.3V$, $V_{CC2}=5V$, $T_A=27^\circ C$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$ V_{OD} $ Driver differential-output voltage magnitude	$I_O = 0 \text{ mA}$, no load	3	4.3	V_{CC2}	V
	$R_L = 54 \Omega$, See Figure 17	1.5	2.3		V
	$R_L = 100 \Omega$ (RS-422), See Figure 17	2	2.3		V
	V_{test} from -7 V to $+12 \text{ V}$, See Figure 18	1.5			V
$\Delta V_{OD} $	Change in differential output voltage between two states	-200		200	mV
$V_{OC(ss)}$	Common-mode output voltage	1	2.6	3	V
$\Delta V_{OC(ss)}$	change in steady-state common-mode output voltage between two states	-100		100	mV
$V_{OC(pp)}$	Peak-to-peak common-mode output voltage		0.5		V
I_I	Input current	D, DE, VI at 0 V or V_{CC1}	-10	10	μA
I_{OZ}	High-impedance state output current	V_Y or $V_Z = 12 \text{ V}$, $V_{CC2} = 0 \text{ V}$ or 5 V , DE = 0 V, Other input at 0 V		1	μA
I_{OZ}	High-impedance state output current	V_Y or $V_Z = -7 \text{ V}$, $V_{CC2} = 0 \text{ V}$ or 5 V , DE = 0 V, Other input at 0 V	-1		μA
I_{OS}	Short-circuit output current	V_A or V_B at -7 V , Other input at 0 V	-200	200	mA
I_{OS}	Short-circuit output current	V_A or V_B at 12 V , Other input at 0 V	-200	200	mA
CMTI	Common-mode transient immunity	$V_I = V_{CC}$ or 0 V, See Figure 14 and Figure 15	25	50	kV/ μs

6.10 Electrical Characteristics: Receiver

All typical specs are at $V_{CC1}=3.3V$, $V_{CC2}=5V$, $T_A=27^\circ C$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V_{IT+}	$I_O = -8 \text{ mA}$		-85	-10	mV	
V_{IT-}	$I_O = 8 \text{ mA}$	-200	-115		mV	
V_{hys}	Input hysteresis ($V_{IT+} - V_{IT-}$)		30		mV	
V_{OH}	High-level output voltage	$V_{ID} = 200 \text{ mV}$, $I_O = -8 \text{ mA}$, $3.3 \text{ V } V_{CC1}$	$V_{CC1} - 0.4$	3.1	V	
	High-level output voltage	$V_{ID} = 200 \text{ mV}$, $I_O = -8 \text{ mA}$, $5 \text{ V } V_{CC1}$	4	4.8	V	
V_{OL}	Low-level output voltage	$V_{ID} = -200 \text{ mV}$, $I_O = 8 \text{ mA}$, $3.3 \text{ V } V_{CC1}$		0.15	0.4	V
	Low-level output voltage	$V_{ID} = -200 \text{ mV}$, $I_O = 8 \text{ mA}$, $5 \text{ V } V_{CC1}$		0.15	0.4	V
I_{OZ}	Output high-impedance current on the R pin	$V_I = -7$ to 12 V , Other input = 0 V	-1	1	μA	
I_I	Bus input current	V_A or $V_B = 12 \text{ V}$, Other input at 0 V		0.04	0.1	mA
		V_A or $V_B = 12 \text{ V}$, $V_{CC} = 0$, Other input at 0 V		0.06	0.13	mA
		V_A or $V_B = -7 \text{ V}$, Other input at 0 V	-0.1	-0.04		mA
		V_A or $V_B = -7 \text{ V}$, $V_{CC} = 0$, Other input at 0 V	-0.05	-0.03		mA
I_{IH}	High-level input current, RE	$V_{IH} = 2 \text{ V}$	-10	10	μA	
I_{IL}	Low-level input current, RE	$V_{IL} = 0.8 \text{ V}$	-10	10	μA	

All typical specs are at $V_{CC1}=3.3V$, $V_{CC2}=5V$, $T_A=27^\circ C$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R_{ID}	Differential input resistance	A, B	96			kohm
C_{ID}	Differential input capacitance	$V_i = 0.4 \sin(4E6\pi t) + 0.5 V$		7		pF

6.11 Transformer Driver Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{osc}	Oscillator frequency	$V_{CC1} = 5 V \pm 10\%$, D1 and D2 connected to transformer	350	450	610	kHz
f_{osc}	Oscillator frequency	$V_{CC1} = 3.3 V \pm 10\%$, D1 and D2 connected to transformer	300	400	550	kHz
R_{ON}	Switch on resistance	D1 and D2 connected to 50Ω pullup resistors		1	2.5	ohm
t_{r_D}	D1, D2 output rise time	$V_{CC1} = 5 V \pm 10\%$, See Figure 28, D1 and D2 connected to 50Ω pullup resistors		80		ns
t_{r_D}	D1, D2 output rise time	$V_{CC1} = 3.3 V \pm 10\%$, See Figure 28, D1 and D2 connected to 50Ω pullup resistors		70		ns
t_{f_D}	D1, D2 output fall time	$V_{CC1} = 5 V \pm 10\%$, See Figure 28, D1 and D2 connected to 50Ω pullup resistors		55		ns
t_{f_D}	D1, D2 output fall time	$V_{CC1} = 3.3 V \pm 10\%$, See Figure 28, D1 and D2 connected to 50Ω pullup resistors		80		ns
f_{st}	Startup frequency	$V_{CC1} = 2.4 V$, D1 and D2 connected to transformer		350		kHz
t_{BBM}	Break before make time delay	$V_{CC1} = 5 V \pm 10\%$, See Figure 28, D1 and D2 connected to 50Ω pullup resistors		38		ns
t_{BBM}	Break before make time delay	$V_{CC1} = 3.3 V \pm 10\%$, See Figure 28, D1 and D2 connected to 50Ω pullup resistors		140		ns

6.12 Supply Current

Bus loaded or unloaded (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DRIVER ENABLED, RECEIVER DISABLED					
I _{CC1} ⁽¹⁾	Logic-side supply current, RE at 0 V or V _{CC} , DE at 0 V or V _{C_{C1}} , 3.3-V V _{CC1}	5	8		mA
I _{CC1} ⁽¹⁾	Logic-side supply current, RE at 0 V or V _{CC} , DE at 0 V or V _{C_{C1}} , 5-V V _{CC1}	7	12		mA
I _{CC2} ⁽¹⁾	Bus-side supply current, RE at 0 V or V _{CC} , DE at 0 V, No load	10	15		mA
I _{CC2} ⁽¹⁾	Bus-side supply current, RE at 0 V or V _{CC} , DE at V _{C_{C1}} , No load	10	15		mA
CMTI	Common-mode transient immunity, See Figure 28, V _I = V _{CC1} or 0 V	25	50		kV/μs

- (1) I_{CC1} and I_{CC2} are measured when device is connected to external power supplies, V_{CC1} and V_{CC2}. In this case, D1 and D2 are open and disconnected from external transformer.

6.13 Switching Characteristics: Driver

All typical specs are at $V_{CC1}=3.3V$, $V_{CC2}=5V$, $T_A=27^\circ C$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
20-Mbps						
t_{PHL}, t_{PLH}	Propagation delay	See Figure 20		25	45	ns
PWD	Pulse width distortion ⁽¹⁾ , $ t_{PHL} - t_{PLH} $	See Figure 20		1	7.5	ns
t_R, t_F	Differential output signal rise time and fall time	See Figure 20		7	15	ns
t_{PZH}, t_{PZL}	Propagation delay, high-impedance-to-high-level output and high-impedance-to-low-level output	See Figure 21, DE at 0 V		25	55	ns
t_{PHZ}, t_{PLZ}	Propagation delay, high-level-to-highimpedance output and low-level to highimpedance output	See Figure 22, DE at 0 V		25	55	ns

(1) Also known as pulse skew.

6.14 Switching Characteristics: Receiver

All typical specs are at $V_{CC1}=3.3V$, $V_{CC2}=5V$, $T_A=27^\circ C$, (Min/Max specs are over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
20-Mbps						
t_r, t_f	Differential output rise time and fall time	See Figure 24		1		ns
t_{PHL}, t_{PLH}	Propagation delay	See Figure 24		103	125	ns
PWD	Pulse Skew, $ t_{PHL} - t_{PLH} $	See Figure 24		3	15	ns
t_{PHZ}, t_{PZL}	Propagation delay, high-level-tohigh-impedance output and highimpedance-to-high-level output	See Figure 25, DE at 0 V		11	22	ns
t_{PZL}, t_{PLZ}	Propagation delay, highimpedance-to-low-level output and low-level-to-high-impedance output	See Figure 26, DE at 0 V		11	22	ns

6.15 Insulation Characteristics Curves





图 6-1. Thermal Derating Curve for Safety Limiting Power for DW-16 Package

6.16 Typical Characteristics



6.16 Typical Characteristics (continued)




FIG 6-6. Receiver Propagation Delay vs Free-Air Temperature




FIG 6-7. Receiver Propagation vs Free-Air Temperature




FIG 6-8. Driver Rise, Fall Time vs Free-Air Temperature




FIG 6-9. Driver Rise, Fall Time vs Free-Air Temperature

6.16 Typical Characteristics (continued)




FIG 6-10. Receiver Rise, Fall Time vs Free-Air Temperature




FIG 6-11. Receiver Rise, Fall Time vs Free-Air Temperature




FIG 6-12. Driver Differential Output Voltage vs Load Current




FIG 6-13. Receiver High-Level Output Current vs High-Level Output Voltage

6.16 Typical Characteristics (continued)




图 6-14. Receiver Low-Level Output Current vs Low-Level Output Voltage




图 6-15. Input Bias Current vs Bus Input Voltage




图 6-16. Differential Output Voltage vs Free-Air Temperature




图 6-17. Recommended Minimum Differential Input Voltage vs Signaling Rate

7 Parameter Measurement Information




图 7-1. Driver V_{OD} Test and Current Definitions




图 7-2. Driver V_{OD} With Common-Mode Loading Test Circuit





图 7-3. Test Circuit and Waveform Definitions For The Driver Common-Mode Output Voltage



Input Generator PRR = 100 kHz, 50 % duty cycle, $t_r < 6\text{ ns}$, $t_f < 6\text{ ns}$, $Z_O = 50\Omega$





图 7-4. Driver Switching Test Circuit and Voltage Waveforms





图 7-5. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




图 7-6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveform




图 7-7. Receiver Voltage and Current Definitions




图 7-8. Receiver Switching Test Circuit and Waveforms




图 7-9. Receiver Enable Test Circuit and Waveforms, Data Output High




图 7-10. Receiver Enable Test Circuit and Waveforms, Data Output Low




图 7-11. Transient Over-Voltage Test Circuit




图 7-12. Common-Mode Transient Immunity Test Circuit




图 7-13. Transition Times and Break-Before-Make Time Delay for D1, D2 Outputs

8 Detailed Description


8.1 Overview

ISO3086T is an isolated full-duplex differential transceiver with integrated transformer driver. The integrated transformer driver supports elegant secondary power supply design. This device is rated to provide galvanic isolation up to 4242 V_{PK} per VDE and 2500 V_{RMS} per UL. It has active-high driver enable and active-low receiver enable to control the data flow. It is suitable for data transmission up to 20 Mbps.

When the driver enable pin, DE, is logic high, the differential outputs Y and Z follow the logic states at data input D. A logic high at D causes Y to turn high and Z to turn low. In this case the differential output voltage defined as $V_{OD} = V_{(Y)} - V_{(Z)}$ is positive. When D is low, the output states reverse, Z turns high, Y becomes low, and V_{OD} is negative. When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to V_{CC} , thus, when left open while the driver is enabled, output Y turns high and Z turns low.

When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_{(A)} - V_{(B)}$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate. When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

8.2 Functional Block Diagram



8.3 Device Functional Modes

表 8-1 和 表 8-2 是 ISO3086T 驱动器和接收器的功能表格。

表 8-1. Driver Function Table

INPUT (D)	ENABLE (DE)	OUTPUTS	
		Y	Z
H	H	H	L
L	H	L	H
X	L	hi-Z	hi-Z
X	OPEN	hi-Z	hi-Z
OPEN	H	H	L

表 8-2. Receiver Function Table

DIFFERENTIAL INPUT $V_{ID} = (V_A - V_B)$	ENABLE (RE)	OUTPUT (R)
$-0.01 \text{ V} \leq V_{ID}$	L	H
$-0.2 \text{ V} < V_{ID} -0.01 \text{ V}$	L	?
$V_{ID} \leq -0.2 \text{ V}$	L	L
X	H	hi-Z
X	OPEN	hi-Z
Open circuit	L	H
Short Circuit	L	H
Idle (terminated) bus	L	H

8.3.1 Device I/O Schematics




図 8-1. Equivalent Circuit Schematics




FIGURE 8-2. Equivalent Circuit Schematics

9 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

The ISO3086T consists of an RS-485 transceiver commonly used for asynchronous data transmissions. Full-duplex implementation requires two signal pairs (four wires), and allows each node to transmit data on one pair while simultaneously receiving data on the other pair. To eliminate line reflections, each cable end is terminated with a termination resistor, $R(T)$, whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




図 9-1. Half-Duplex Transceiver Configurations

9.2 Typical Application




図 9-2. Typical Application Circuit

9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

表 9-1. Design Parameters

PARAMETER	VALUE
Pullup and Pulldown Resistors	1 kΩ to 10 kΩ
Decoupling Capacitors	100 nF

9.2.2 Detailed Design Procedure

9.2.2.1 Transient Voltages

Isolation of a circuit insulates it from other circuits and earth so that noise develops across the insulation rather than circuit components. The most common noise threat to data-line circuits is voltage surges or electrical fast transients that occur after installation and the transient ratings of the ISO3086T are sufficient for all but the most severe installations. However, some equipment manufacturers use their ESD generators to test transient susceptibility of their equipment and can easily exceed insulation ratings. ESD generators simulate static discharges that may occur during device or equipment handling with low-energy but very high voltage transients.

图 9-3 models the ISO3086T bus IO connected to a noise generator. C_{IN} and R_{IN} is the device and any other stray or added capacitance or resistance across the A or B pin to GND2, C_{ISO} and R_{ISO} is the capacitance and resistance between GND1 and GND2 of the ISO3086T plus those of any other insulation (transformer, etc.), and we assume stray inductance negligible. From this model, the voltage at the isolated bus return is shown in 式 1 and will always be less than 16 V from V_N .

$$v_{GND2} = v_N \frac{Z_{ISO}}{Z_{ISO} + Z_{IN}} \quad (1)$$

If the ISO3086T are tested as a stand-alone device, $R_{IN} = 6 \times 10^4 \Omega$, $C_{IN} = 16 \times 10^{-12} F$, $R_{ISO} = 10^9 \Omega$ and $C_{ISO} = 10^{-12} F$.

In 图 9-3 the resistor ratio determines the voltage ratio at low frequency and it is the inverse capacitance ratio at high frequency. In the stand-alone case and for low frequency, use 式 2, or essentially all of noise appears across the barrier.

$$\frac{v_{GND2}}{v_N} = \frac{R_{ISO}}{R_{ISO} + R_{IN}} = \frac{10^9}{10^9 + 6 \times 10^4} \quad (2)$$

At very high frequency, 式 3 is true, and 94% of V_N appears across the barrier.

$$\frac{v_{GND2}}{v_N} = \frac{\frac{1}{C_{ISO}}}{\frac{1}{C_{ISO}} + \frac{1}{C_{IN}}} = \frac{1}{1 + \frac{C_{ISO}}{C_{IN}}} = \frac{1}{1 + \frac{1}{16}} = 0.94 \quad (3)$$

As long as R_{ISO} is greater than R_{IN} and C_{ISO} is less than C_{IN} , most of transient noise appears across the isolation barrier, as it should.

TI recommends not testing equipment transient susceptibility with ESD generators or consider product claims of ESD ratings above the barrier transient ratings of an isolated interface. ESD is best managed through recessing or covering connector pins in a conductive connector shell and installer training.




图 9-3. Noise Model

9.2.3 Application Curve

At maximum working voltage, ISO3086T isolation barrier has more than 28 years of life.




图 9-4. Time-Dependent Dielectric Breakdown Test Results

10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, TI recommends a 0.1- μ F bypass capacitor at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. This device is used in applications where only a single primary-side power supply is available. Isolated power can be generated for the secondary-side with the help of integrated transformer driver.

11 Layout

11.1 Layout Guidelines

ON-chip IEC-ESD protection is good for laboratory and portable equipment but never sufficient for EFT and surge transients occurring in industrial environments. Therefore, robust and reliable bus node design requires the use of external transient protection devices. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, high-frequency layout techniques must be applied during PCB design. A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 11-1](#)).

- Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane, and low-frequency signal layer.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- Place the protection circuitry close to the bus connector to prevent noise transients from penetrating your board.
- Use V_{CC} and ground planes to provide low-inductance. High-frequency currents might follow the path of least inductance and not necessarily the path of least resistance.
- Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- Apply 0.1- μ F bypass capacitors as close as possible to the V_{CC}-pins of transceiver, UART, and controller ICs on the board.
- Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
- Use 1-k Ω to 10-k Ω pullup and pulldown resistors for enable lines to limit noise currents in these lines during transient events.
- Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.
- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.

If an additional supply voltage plane or signal layer is needed, add a second power and ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

注

For detailed layout recommendations, see Application Note *Digital Isolator Design Guide*, [SLLA284](#).

11.2 Layout Example




图 11-1. Recommended Layer Stack

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, *Isolated, Full-Duplex, 20-Mbps, 3.3-V to 5-V RS-485 Interface* reference guide
- Texas Instruments, *Digital Isolator Design Guide* application report
- Texas Instruments, *Isolation Glossary* application report

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](#) のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.6 用語集

[テキサス・インスツルメンツ用語集](#)

この用語集には、用語や略語の一覧および定義が記載されています。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISO3086TDW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 85	ISO3086T
ISO3086TDWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3086T
ISO3086TDWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3086T
ISO3086TDWR.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	-	Call TI	Call TI	-40 to 85	
ISO3086TDWRG4	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3086T
ISO3086TDWRG4.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3086T
ISO3086TDWRG4.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	-	Call TI	Call TI	-40 to 85	

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO3086TDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO3086TDWRG4	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO3086TDWR	SOIC	DW	16	2000	353.0	353.0	32.0
ISO3086TDWRG4	SOIC	DW	16	2000	353.0	353.0	32.0

GENERIC PACKAGE VIEW


DW 16

SOIC - 2.65 mm max height

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224780/A

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または ti.com やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated