ISO1042-Q1 70V バス障害保護機能付き、フレキシブル・データレート対応の車載用絶縁型 CAN トランシーバ

1 特長

- AEC Q100：車載アプリケーション向け認定済み
- グレード 1：周囲温度範囲 -40℃～125℃
- 機能安全対応
  - 機能安全準拠のシステム設計に役立つ資料を利用可能
- ISO 11898-2:2016 の物理層規格に適合
- 最大 1Mbps の Classic CAN、最大 5Mbps の FD (フレキシブル・データレート) に対応
- Low ループ遅延：152ns
- 保護機能
  - DC バス障害保護電圧：±70V
  - バス・ピンの HBM ESD 耐性：±16kV
  - ドライバ優先タイムアウト (TXD DTO)
  - V_{CC1} および V_{CC2} の低電圧保護機能
- 同相モード電圧範囲：±30V
- 無電源時の理想的なパッシブ動作、高インピーダンスのバス端子
- 高い CMTI：100kV/μs
- V_{CC1} 電圧範囲：1.71V～5.5V
  - CAN コントローラへの 1.8V、2.5V、3.3V、5.0V ロジック・インターフェイスに対応
- V_{CC2} 電圧範囲：4.5V～5.5V
- 堅牢な電磁環境適合性 (EMC)
  - システム・レベルでの ESD、EFT、サージ耐性
  - 低い放射
- 16-SOIC および 8-SOIC パッケージ・オプション
- 産業用バージョンを供給可能：ISO1042
- 安全関連認証：
  - DIN VDE V 0884-11:2017-01 に 準拠した 7071V_{PK} V_{IOTM}/1500V_{PK} V_{IORM} (強化絶縁型 / 基本絶縁型)
  - UL1577 に準拠した絶縁耐圧：5000V_{RMS} (1 分間)
  - CQC、TUV、CSA 認定

2 アプリケーション

- スタータ / 発電機
- バッテリ管理システム (BMS)
- DC/DC コンバータ
- オンボード・チャージャ (OBC) およびワイヤレス・チャージャ
- インバータおよびモーター制御

3 概要

ISO1042-Q1 デバイスは、ISO11898-2 (2016) 規格に準拠したガルバニック絶縁のコントローラ・エリア・ネットワーク (CAN) トランシーバです。ISO1042-Q1 デバイスは、±70V の DC バス障害保護機能を搭載し、±30V の同相電圧範囲に対応しています。CAN FD モードで最高 5Mbps のデータレートに対応するため、Classic CAN よりはるかに高速にペイロードを伝送できます。耐圧 5000V_{RMS} および 1060V_{RMS} の動作電圧の二酸化ケイ素 (SiO_2) 絶縁膜を採用しています。電磁環境適合性が大幅に強化されているため、システム・レベルの ESD、EFT、サージ、放射の規格に準拠できます。絶縁型電源と組み合わせて使用した場合、高電圧に対して保護し、バスからのノイズ電流がローカル・グランドに入り込むことを防止できます。ISO1042-Q1 デバイスは、基本絶縁型と強化絶縁型の両方で供給されます (「強化絶縁型と基本絶縁型のオプション」を参照)。ISO1042-Q1 デバイスは、-40℃～+125℃の広い周囲温度範囲をサポートしています。このデバイスは、SOIC-16 (DW) パッケージと小型の SOIC-8 (DWV) パッケージで供給されます。

製品情報

部品番号 (1)	パッケージ	本体サイズ (公称)
ISO1042-Q1	SOIC (8)	5.85mm × 7.50mm
	SOIC (16)	10.30mm × 7.50mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。

強化絶縁型と基本絶縁型のオプション

機能	ISO1042x-Q1	ISO1042Bx-Q1
保護レベル	強化型	基本
サージ・テスト電圧	10000V_{PK}	6000V_{PK}
定格絶縁電圧	5000V_{RMS}	5000V_{RMS}
動作電圧	1060V_{RMS}/ 1500V_{PK}	1060V_{RMS}/ 1500V_{PK}



アプリケーション図

Table of Contents

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (January 2020) to Revision B (October 2020)	Page
• 機能安全の箇条書き項目を追加	1

Changes from Revision * (October 2018) to Revision A (January 2020)	Page
• 新しい安全性認定を変更	1

5 Pin Configuration and Functions



図 5-1. DW Package 16-Pin SOIC Top View

表 5-1. Pin Functions—16 Pins

PIN		I/O	DESCRIPTION
NO.	NAME		
1	V_{CC1}	—	Digital-side supply voltage, Side 1
2	GND1	—	Digital-side ground connection, Side 1
3	TXD	I	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
4	NC	—	Not connected
5	RXD	O	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
6	NC	—	Not connected
7	NC	—	Not connected
8	GND1	—	Digital-side ground connection, Side 1
9	GND2	—	Transceiver-side ground connection, Side 2
10			
11	V_{CC2}	—	Transceiver-side supply voltage, Side 2. Must be externally connected to pin 16.
12	CANL	I/O	Low-level CAN bus line
13	CANH	I/O	High-level CAN bus line
14	NC	—	Not connected
15	GND2	—	Transceiver-side ground connection, Side 2
16	V_{CC2}	—	Transceiver-side supply voltage, Side 2. Must be externally connected to pin 11.



図 5-2. DWV Package 8-Pin SOIC Top View

表 5-2. Pin Functions—8 Pins

PIN		I/O	DESCRIPTION
NO.	NAME		
1	V_{CC1}	—	Digital-side supply voltage, Side 1
2	TXD	I	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
3	RXD	O	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
4	GND1	—	Digital-side ground connection, Side 1
5	GND2	—	Transceiver-side ground connection, Side 2
6	CANL	I/O	Low-level CAN bus line
7	CANH	I/O	High-level CAN bus line
8	V_{CC2}	—	Transceiver-side supply voltage, Side 2

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V_{CC1}	Supply voltage, side 1	-0.5	6	V
V_{CC2}	Supply voltage, side 2	-0.5	6	V
V_{IO}	Logic input and output voltage range (TXD and RXD)	-0.5	V_{CC1}+0.5(3)	V
I_O	Output current on RXD pin	-15	15	mA
V_{BUS}	Voltage on bus pins (CANH, CANL)	-70	70	V
V_{BUS_DIFF}	Differential voltage on bus pins (CANH-CANL)	-70	70	V
T_J	Junction temperature	-40	150	℃
T_{STG}	Storage temperature	-65	150	℃

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
(3) Maximum voltage must not exceed 6 V

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001	All pins(1)	±6000	V
		CANH and CANL to GND2(1)	±16000	V
	Electrostatic discharge Charged device model (CDM), per JEDEC specification JESD22-C101	All pins(2)	±1500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Transient Immunity

PARAMETER		TEST CONDITIONS	VALUE	UNIT
V_{PULSE}	ISO7637-2 Transients according to GIFT - ICT CAN EMC test specification	Pulse 1; CAN bus terminals (CANH, CANL) to GND2	-100	V
		Pulse 2; CAN bus terminals (CANH, CANL) to GND2	75	V
		Pulse 3a; CAN bus terminals (CANH, CANL) to GND2	-150	V
		Pulse 3b; CAN bus terminals (CANH, CANL) to GND2	100	V

6.4 Recommended Operating Conditions

		MIN	MAX	UNIT
V_{CC1}	Supply Voltage, Side 1, 1.8-V operation	1.71	1.89	V
	Supply Voltage, Side 1, 2.5-V, 3.3-V and 5.5-V operation	2.25	5.5	V
V_{CC2}	Supply Voltage, Side 2	4.5	5.5	V
T_A	Operating ambient temperature	-40	125	°C

6.5 Thermal Information

THERMAL METRIC[1]		ISO1042-Q1		UNIT
		DW (SOIC)	DWV (SOIC)	
		16 PINS	8 PINS	
$R_{\Theta JA}$	Junction-to-ambient thermal resistance	69.9	100	°C/W
$R_{\Theta JC(top)}$	Junction-to-case (top) thermal resistance	31.8	40.8	°C/W
$R_{\Theta JB}$	Junction-to-board thermal resistance	29.0	51.8	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	13.2	16.8	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	28.6	49.8	°C/W
$R_{\Theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	-	-	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.6 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Maximum power dissipation (both sides)	See 図 7-3, V_{CC1} = V_{CC2} = 5.5 V, T_J = 150°C, R_L = 50 Ω, A repetitive pattern on TXD with 1 ms time period, 990 µs LOW time, and 10 µs HIGH time.			385	mW
P_{D1}	Maximum power dissipation (side-1)	See 図 7-5, V_{CC1} = V_{CC2} = 5.5 V, T_J = 150°C, R_L = 50 Ω, Input a 2-V pk-pk 2.5-MHz 50% duty cycle differential square wave on CANH-CANL			25	mW
P_{D2}	Maximum power dissipation (side-2)	See 図 7-3, V_{CC1} = V_{CC2} = 5.5 V, T_J = 150°C, R_L = 50 Ω, A repetitive pattern on TXD with 1 ms time period, 990 µs LOW time, and 10 µs HIGH time.			360	mW

6.7 Insulation Specifications

PARAMETER		TEST CONDITIONS	SPECIFICATIONS		UNIT
			DW-16	DWV-8	
IEC 60664-1					
CLR	External clearance(1)	Side 1 to side 2 distance through air	>8	>8.5	mm
CPG	External Creepage(1)	Side 1 to side 2 distance across package surface	>8	>8.5	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	>17	µm
CTI	Comparative tracking index	IEC 60112; UL 746A	>600	>600	V
	Material Group	According to IEC 60664-1	I	I	
	Overvoltage category	Rated mains voltage ≤ 600 V_{RMS}	I-IV	I-IV	
		Rated mains voltage ≤ 1000 V_{RMS}	I-III	I-III	
DIN VDE V 0884-11:2017-01(2)					
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1500	1500	V_{PK}
V_{IOWM}	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test;	1060	1060	V_{RMS}
		DC voltage	1500	1500	V_{DC}
V_{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1 s (100% production)	7071	7071	V_{PK}
V_{IOSM}	Maximum surge isolation voltage ISO1042-Q1 (3)	Test method per IEC 62368-1, 1.2/50 µs waveform, $V_{TEST} = 1.6 \times V_{IOSM} = 10000\ V_{PK}$ (qualification)	6250	6250	V_{PK}
	Maximum surge isolation voltage ISO1042B-Q1 (3)	Test method per IEC 62368-1, 1.2/50 µs waveform, $V_{TEST} = 1.3 \times V_{IOSM} = 6000\ V_{PK}$ (qualification)	4615	4615	V_{PK}
q_{pd}	Apparent charge(4)	Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, t_{ini} = 60 s; $V_{pd(m)} = 1.2 \times V_{IORM}$, t_m = 10 s	≤ 5	≤ 5	pC
		Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, t_{ini} = 60 s; ISO1042-Q1: $V_{pd(m)} = 1.6 \times V_{IORM}$, t_m = 10 s ISO1042B-Q1: $V_{pd(m)} = 1.2 \times V_{IORM}$, t_m = 10 s	≤ 5	≤ 5	
		Method b1: At routine test (100% production) and preconditioning (type test), $V_{ini} = V_{IOTM}$, t_{ini} = 1 s; ISO1042-Q1: $V_{pd(m)} = 1.875 \times V_{IORM}$, t_m = 1 s ISO1042B-Q1: $V_{pd(m)} = 1.5 \times V_{IORM}$, t_m = 1 s	≤ 5	≤ 5	
C_{IO}	Barrier capacitance, input to output(5)	V_{IO} = 0.4 × sin (2 πft), f = 1 MHz	1	1	pF
R_{IO}	Insulation resistance, input to output(5)	V_{IO} = 500 V, T_A = 25°C	> 10^{12}	> 10^{12}	Ω
		V_{IO} = 500 V, 100°C ≤ T_A ≤ 150°C	> 10^{11}	> 10^{11}	
		V_{IO} = 500 V at T_S = 150°C	> 10^9	> 10^9	
	Pollution degree		2	2	
	Climatic category		40/125/21	40/125/21	
UL 1577					
V_{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO}$, t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$, t = 1 s (100% production)	5000	5000	V_{RMS}

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

(2) ISO1042-Q1 is suitable for *safe electrical insulation* and ISO1042B-Q1 is suitable for *basic electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
(3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
(4) Apparent charge is electrical discharge caused by a partial discharge (pd).
(5) All pins on each side of the barrier tied together creating a two-pin device.

6.8 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN VDE V 0884-11:2017- 01	Certified according to IEC 60950-1, IEC 62368-1 and IEC 60601-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB4943.1-2011	Certified according to EN 61010-1:2010/A1:2019, EN 60950-1:2006/A2:2013 and EN 62368-1:2014
Maximum transient isolation voltage, 7071 V_{PK}; Maximum repetitive peak isolation voltage, 1500 V_{PK}; Maximum surge isolation voltage, ISO1042-Q1: 6250 V_{PK} (Reinforced) ISO1042B-Q1: 4615 V_{PK} (Basic)	CSA 60950-1-07+A1+A2, IEC 60950-1 2nd Ed.+A1+A2 and IEC 62368-1 2nd Ed., for pollution degree 2, material group I ISO1042-Q1: 800 V_{RMS} reinforced isolation ISO1042B-Q1: 1060 V_{RMS} basic isolation ---------- CSA 60601- 1:14 and IEC 60601-1 Ed. 3.1+A1, ISO1042-Q1: 2 MOPP (Means of Patient Protection) 250 V_{RMS} (354 V_{PK}) maximum working voltage	Single protection, 5000 V_{RMS}	Reinforced insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V_{RMS} maximum working voltage	EN 61010-1:2010 / A1:2019 ISO1042-Q1: 600 V_{RMS} reinforced isolation ISO1042B-Q1: 1000 V_{RMS} basic isolation ---------- EN 60950-1:2006/A2:2013 and EN 62368-1:2014 ISO1042-Q1: 800 V_{RMS} reinforced isolation ISO1042B-Q1: 1060 V_{RMS} basic isolation
Certificates: Reinforced: 40040142 Basic: 40047657	Master contract number: 220991	File number: E181974	Certificate: CQC15001121716 (DW-16) CQC18001199096 (DWV-8)	Client ID number: 77311

6.9 Safety Limiting Values

Safety limiting(1) intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-16 PACKAGE						
I_S	Safety input, output, or supply current	$R_{\theta JA}$ = 69.9°C/W, V_I = 5.5 V, T_J = 150°C, T_A = 25°C, see 図 6-1			325	mA
		$R_{\theta JA}$ = 69.9°C/W, V_I = 3.6 V, T_J = 150°C, T_A = 25°C, see 図 6-1			496	
		$R_{\theta JA}$ = 69.9°C/W, V_I = 2.75 V, T_J = 150°C, T_A = 25°C, see 図 6-1			650	
		$R_{\theta JA}$ = 69.9°C/W, V_I = 1.89 V, T_J = 150°C, T_A = 25°C, see 図 6-1			946	
P_S	Safety input, output, or total power	$R_{\theta JA}$ = 69.9°C/W, T_J = 150°C, T_A = 25°C, see 図 6-3			1788	mW
T_S	Maximum safety temperature				150	°C
DWV-8 PACKAGE						
I_S	Safety input, output, or supply current	$R_{\theta JA}$ = 100°C/W, V_I = 5.5 V, T_J = 150°C, T_A = 25°C, see 図 6-2			227	mA
		$R_{\theta JA}$ = 100°C/W, V_I = 3.6 V, T_J = 150°C, T_A = 25°C, see 図 6-2			347	
		$R_{\theta JA}$ = 100°C/W, V_I = 2.75 V, T_J = 150°C, T_A = 25°C, see 図 6-2			454	
		$R_{\theta JA}$ = 100°C/W, V_I = 1.89 V, T_J = 150°C, T_A = 25°C, see 図 6-2			661	
P_S	Safety input, output, or total power	$R_{\theta JA}$ = 100°C/W, T_J = 150°C, T_A = 25°C, see 図 6-4			1250	mW
T_S	Maximum safety temperature				150	°C

(1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, $R_{\theta JA}$, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature.

$P_S = I_S \times V_I$, where V_I is the maximum input voltage.

6.10 Electrical Characteristics - DC Specification

Over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CHARACTERISTICS						
I_{CC1}	Supply current Side 1	V_{CC1} =1.71 V to 1.89 V, TXD = 0 V, bus dominant		2.3	3.5	mA
		V_{CC1} = 2.25 V to 5.5 V, TXD = 0 V, bus dominant		2.4	3.5	mA
		V_{CC1} = 1.71 V to 1.89 V, TXD = V_{CC1}, bus recessive		1.2	2.1	mA
		V_{CC1} = 2.25 V to 5.5 V, TXD = V_{CC1}, bus recessive		1.3	2.1	mA
I_{CC2}	Supply current Side 2	TXD = 0 V, bus dominant, R_L = 60 Ω		43	73.4	mA
		TXD = V_{CC1}, bus recessive, R_L = 60 Ω		2.8	4.1	mA
UV_{VCC1}	Rising under voltage detection, Side 1				1.7	V
UV_{VCC1}	Falling under voltage detection, Side 1		1.0			V
$V_{HYS(UVCC1)}$	Hysterisis voltage on V_{CC1} undervoltage lock-out		75	125		mV
UV_{VCC2}	Rising under voltage detection, side 2			4.2	4.45	V
UV_{VCC2}	Falling under voltage detection, side 2		3.8	4.0	4.25	V
$V_{HYS(UVCC2)}$	Hysterisis voltage on V_{CC2} undervoltage lock-out			200		mV
TXD TERMINAL						
V_{IH}	High level input voltage		0.7×V_{CC1}			V
V_{IL}	Low level input voltage				0.3×V_{CC1}	V
I_{IH}	High level input leakage current	TXD = V_{CC1}			1	uA
I_{IL}	Low level input leakage current	TXD = 0V	-20			uA
C_I	Input capacitance	VIN = 0.4 x sin(2 x π x 1E+6 x t) + 2.5 V, V_{CC1} = 5 V		3		pF
RXD TERMINAL						
V_{OH} - V_{CC1}	High level output voltage	See 図 7-4, I_O = -4 mA for 4.5 V ≤ V_{CC1} ≤ 5.5 V	-0.4	-0.2		V
		See 図 7-4, I_O = -2 mA for 3.0 V ≤ V_{CC1} ≤ 3.6 V	-0.2	-0.07		V
		See 図 7-4, I_O = -1 mA for 2.25 V ≤ V_{CC1} ≤ 2.75 V	-0.1	-0.04		V
		See 図 7-4, I_O = -1 mA for 1.71 V ≤ V_{CC1} ≤ 1.89 V	-0.1	-0.045		V
V_{OL}	Low level output voltage	See 図 7-4, I_O = 4 mA for 4.5 V ≤ V_{CC1} ≤ 5.5 V		0.2	0.4	V
		See 図 7-4, I_O = 2 mA for 3.0 V ≤ V_{CC1} ≤ 3.6 V		0.07	0.2	V
		See 図 7-4, I_O = 1 mA for 2.25 V ≤ V_{CC1} ≤ 2.75 V		0.035	0.1	V
		See 図 7-4, I_O = 1 mA for 1.71 V ≤ V_{CC1} ≤ 1.89 V		0.04	0.1	V
DRIVER ELECTRICAL CHARACTERISTICS						
$V_{O(DOM)}$	Bus output voltage(Dominant), CANH	See 図 7-1 and 図 7-2, TXD = 0 V, 50 Ω ≤ R_L ≤ 65 Ω, C_L = open	2.75		4.5	V
	Bus output voltage(Dominant), CANL	See 図 7-1 and 図 7-2, TXD = 0 V, 50 Ω ≤ R_L ≤ 65 Ω, C_L = open	0.5		2.25	V

Over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{O(REC)}$	Bus output voltage(recessive), CANH and CANL	See 図 7-1 and 図 7-2, TXD = V_{CC1}, R_L = open	2.0	0.5 x VCC2	3.0	V
$V_{OD(DOM)}$	Differential output voltage, CANH-CANL (dominant)	See 図 7-1 and 図 7-2, TXD = 0 V, 45 Ω ≤ R_L ≤ 50 Ω, C_L = open	1.4		3.0	V
	Differential output voltage, CANH-CANL (dominant)	See 図 7-1 and 図 7-2, TXD = 0 V, 50 Ω ≤ R_L ≤ 65 Ω, C_L = open	1.5		3.0	V
	Differential output voltage, CANH-CANL (dominant)	See 図 7-1 and 図 7-2, TXD = 0 V, R_L = 2240 Ω, C_L = open	1.5		5.0	V
$V_{OD(REC)}$	Differential output voltage, CANH-CANL (recessive)	See 図 7-1 and 図 7-2, TXD = V_{CC1}, R_L = 60 Ω, C_L = open	-120.0		12.0	mV
	Differential output voltage, CANH-CANL (recessive)	See 図 7-1 and 図 7-2, TXD = V_{CC1}, R_L = open, C_L = open	-50.0		50.0	mV
V_{SYM_DC}	DC Output symmetry (V_{CC2} - $V_{O(CANH)}$ - $V_{O(CANL)}$)	See 図 7-1 and 図 7-2, R_L = 60 Ω, C_L = open, TXD = V_{CC1} or 0 V	-400.0		400.0	mV
$I_{SO(SS\_DOM)}$	Short circuit current steady state output current, dominant	See 図 7-9, VCANH = -5 V to 40 V, CANL = open, TXD = 0 V	-100.0			mA
		See 図 7-9, VCANL = -5 V to 40 V, CANH = open, TXD = 0 V			100.0	mA
$I_{SO(SS\_REC)}$	Short circuit current steady state output current, recessive	See 図 7-9, -27 V ≤ VBUS ≤ 32 V, VBUS = CANH = CANL, TXD = V_{CC1}	-5.0		5.0	mA
RECEIVER ELECTRICAL CHARACTERISTICS						
V_{IT}	Differential input threshold voltage	See 図 7-4 and 表 7-1, |VCM| ≤ 20 V	500.0		900.0	mV
	Differential input threshold voltage	See 図 7-4 and 表 7-1, 20 V ≤ |VCM| ≤ 30 V	400.0		1000.0	
V_{HYS}	Hysteresis voltage for differential input threshold	See 図 7-4 and 表 7-1		120		
V_{CM}	Input common mode range	See 図 7-4 and 表 7-1	-30.0		30.0	V
$I_{OFF(LKG)}$	Power-off bus input leakage current	CANH = CANL = 5 V, V_{CC2} to GND via 0 Ω and 47 kΩ resistor			4.8	uA
C_I	Input capacitance to ground (CANH or CANL)	TXD = V_{CC1}		24.0	30	pF
C_{ID}	Differential input capacitance (CANH-CANL)	TXD = V_{CC1}		12.0	15	pF
R_{ID}	Differential input resistance	TXD = V_{CC1} ; -30 V ≤ VCM ≤ +30 V	30.0		80.0	kΩ
R_{IN}	Input resistance (CANH or CANL)	TXD = V_{CC1} ; -30 V ≤ VCM ≤ +30 V	15.0		40.0	kΩ
$R_{IN(M)}$	Input resistance matching: (1 - $R_{IN(CANH)}$/$R_{IN(CANL)}$) x 100%	V_{CANH} = V_{CANL} = 5 V	-2.0		2.0	%
THERMAL SHUTDOWN						
T_{TSD}	Thermal shutdown temperature			170		℃
T_{TSD_HYST}	Thermal shutdown hysteresis			5		℃

6.11 Switching Characteristics

Over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DEVICE SWITCHING CHARACTERISTICS						
$t_{PROP(LOOP1)}$	Total loop delay, driver input TXD to receiver RXD, recessive to dominant	See 図 7-6, R_L = 60 Ω, C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; 1.71 V ≤ V_{CC1} ≤ 1.89 V	70	125	198.0	ns
		See 図 7-6, R_L = 60 Ω, C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; 2.25 V ≤ V_{CC1} ≤ 5.5 V	70	122	192.0	ns
$t_{PROP(LOOP2)}$	Total loop delay, driver input TXD to receiver RXD, dominant to recessive	See 図 7-6, R_L = 60 Ω, C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; 1.71 V ≤ V_{CC1} ≤ 1.89 V	70	155	215.0	ns
		See 図 7-6, R_L = 60 Ω, C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; 2.25 V ≤ V_{CC1} ≤ 5.5 V	70	152	215.0	ns
$t_{UV\_RE\_ENABLE}$	Re-enable time after Undervoltage event	Time for device to return to normal operation from V_{CC1} or V_{CC2} under voltage event			300.0	µs
CMTI	Common mode transient immunity	V_{CM} = 1200 V_{PK}, See 図 7-10	85	100		kV/µs
DRIVER SWITCHING CHARACTERISTICS						
t_{pHR}	Propagation delay time, HIGH TXD to driver recessive	See 図 7-3, R_L = 60 Ω and C_L = 100 pF; input rise/fall time (10% to 90%) on TXD =1 ns		76	120	ns
t_{pLD}	Propagation delay time, LOW TXD to driver dominant			61	120	
$t_{sk(p)}$	Pulse skew (|tpHR - tpLD|)			14		
t_R	Differential output signal rise time			45		
t_F	Differential output signal fall time			45		
V_{SYM}	Output symmetry (dominant or recessive) ($V_{O(CANH)}$ + $V_{O(CANL)}$) / V_{CC2}	See 図 7-3 and 図 9-4 , R_{TERM} = 60 Ω, C_{SPLIT} = 4.7 nF, C_L = open, R_L = open, TXD = 250 kHz, 1 MHz	0.9		1.1	V/V
t_{TXD_DTO}	Dominant time out	See 図 7-8, R_L = 60 Ω and C_L = open	1.2		3.8	ms
RECEIVER SWITCHING CHARACTERISTICS						
t_{pRH}	Propagation delay time, bus recessive input to RXD high output	See 図 7-5, $C_{L(RXD)}$ = 15 pF		75	130	ns
t_{pDL}	Propogation delay time, bus dominant input to RXD low output			63	130	ns
t_R	Output signal rise time(RXD)			1.4		ns
t_F	Output signal fall time(RXD)			1.8		ns
FD TIMING PARAMETERS						
$t_{BIT(BUS)}$	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 500 ns	See 図 7-7, R_L = 60 Ω, C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	435.0		530.0	ns
	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 200 ns	See 図 7-7, R_L = 60 Ω, C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	155.0		210.0	ns

Over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{BIT(RXD)}$	Bit time on RXD output pins with $t_{BIT(TXD)}$ = 500 ns	See 図 7-7, R_L = 60 Ω, C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	400		550.0	ns
	Bit time on RXD output pins with $t_{BIT(TXD)}$ = 200 ns	See 図 7-7, R_L = 60 Ω, C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	120.0		220.0	ns
ΔtREC	Receiver timing symmetry with $t_{BIT(TXD)}$ = 500 ns	See 図 7-7, R_L = 60 Ω, C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; ΔtREC = $t_{BIT(RXD)}$ - $t_{BIT(BUS)}$	-65.0		40.0	ns
	Receiver timing symmetry with $t_{BIT(TXD)}$ = 200 ns	See 図 7-7, R_L = 60 Ω, C_L = 100 pF, $C_{L(RXD)}$ = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; ΔtREC = $t_{BIT(RXD)}$ - $t_{BIT(BUS)}$	-45.0		15.0	ns

6.12 Insulation Characteristics Curves



図 6-1. Thermal Derating Curve for Limiting Current per VDE for DW-16 Package



図 6-2. Thermal Derating Curve for Limiting Current per VDE for DWV-8 Package



図 6-3. Thermal Derating Curve for Limiting Power per VDE for DW-16 Package



図 6-4. Thermal Derating Curve for Limiting Power per VDE for DWV-8 Package

6.13 Typical Characteristics



V_{CC1} = 5 V R_L = 60 Ω $C_{L(RXD)}$ = 15 pF
Temp = 25°C

図 6-5. I_{CC2} vs V_{CC2} for Recessive, Dominant and Different CAN Datarates



V_{CC2} = 5 V R_L = 60 Ω $C_{L(RXD)}$ = 15 pF
Temp = 25°C

図 6-6. I_{CC1} vs Datarate



V_{CC1} = V_{CC2} = 5 V R_L = 60 Ω $C_{L(RXD)}$ = 15 pF

図 6-7. I_{CC2} vs Ambient Temperature for Recessive, Dominant and Different CAN Datarates



V_{CC1} = V_{CC2} = 5 V R_L = 60 Ω $C_{L(RXD)}$ = 15 pF
Temp = 25°C

図 6-8. : ICC1 vs Ambient Temperature for Recessive, Dominant and Different CAN Datarates.



V_{CC1} = V_{CC2} = 5 V R_L = 60 Ω $C_{L(RXD)}$ = 15 pF

図 6-9. Loop Delay vs Ambient Temperature



V_{CC} = 5 V V_{CC1} = 5 V R_L = 60 Ω
C_L = Open

図 6-10. $V_{OD(DOM)}$ Over Temperature



V_{CC1} = 5 V R_L = 60 Ω
C_L = Open Temp = 25°C

図 6-11. $V_{OD(DOM)}$ Over V_{CC}



V_{CC1} = V_{CC2} = 5 V R_L = 60 Ω C_L = 100 pF
$C_{L(RXD)}$ = 15 pF

図 6-12. Typical TXD, RXD, CANH and CANL Waveforms at 1 Mbps



TXD = V_{CC1} R_L = 60 Ω V_{CC1} = V_{CC2} = 5 V

図 6-13. Glitch Free Power Up on V_{CC1} – CAN Bus Remains Recessive



TXD = V_{CC1} R_L = 60 Ω V_{CC1} = V_{CC2} = 5 V

図 6-14. Glitch Free Power Up on V_{CC2} – CAN Bus Remains Recessive

7 Parameter Measurement Information

7.1 Test Circuits



図 7-1. Driver Voltage, Current and Test Definitions



図 7-2. Bus Logic State Voltage Definitions



A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50 Ω.

図 7-3. Driver Test Circuit and Voltage Waveforms



図 7-4. Receiver Voltage and Current Definitions



A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50 Ω.

図 7-5. Receiver Test Circuit and Voltage Waveforms

表 7-1. Receiver Differential Input Voltage Threshold Test

INPUT			OUTPUT	
V_{CANH}	V_{CANL}	$\|V_{ID}\|$	RXD	
-29.5 V	-30.5 V	1000 mV	L	V_{OL}
30.5 V	29.5 V	1000 mV	L	
-19.55 V	-20.45 V	900 mV	L	
20.45 V	19.55 V	900 mV	L	
-19.75 V	-20.25 V	500 mV	H	V_{OH}
20.25 V	19.75 V	500 mV	H	
-29.8 V	-30.2 V	400 mV	H	
30.2 V	29.8 V	400 mV	H	
Open	Open	X	H	



図 7-6. t_{LOOP} Test Circuit and Voltage Waveforms



図 7-7. CAN FD Timing Parameter Measurement



A. The input pulse is supplied by a generator having the following characteristics: t_r ≤ 6 ns, t_f ≤ 6 ns, Z_O = 50 Ω.

図 7-8. Dominant Time-out Test Circuit and Voltage Waveforms



図 7-9. Driver Short-Circuit Current Test Circuit and Waveforms



図 7-10. Common-Mode Transient Immunity Test Circuit

8 Detailed Description

8.1 Overview

The ISO1042-Q1 device is a digitally isolated CAN transceiver that offers ±70-V DC bus fault protection and ±30-V common-mode voltage range. The device supports up to 5-Mbps data rate in CAN FD mode allowing much faster transfer of payload compared to classic CAN. The ISO1042-Q1 device has an isolation withstand voltage of 5000 V_{RMS} and is available in basic and reinforced isolation with a surge test voltage of 6 kV_{PK} and 10 kV_{PK} respectively. The device can operate from 1.8-V, 2.5-V, 3.3-V, and 5-V supplies on side 1 and a 5-V supply on side 2. This supply range is of particular advantage for applications operating in harsh industrial environments because the low voltage on side 1 enables the connection to low-voltage microcontrollers for power conservation, whereas the 5 V on side 2 maintains a high signal-to-noise ratio of the bus signals.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 CAN Bus States

The CAN bus has two states during operation: *dominant* and *recessive*. A dominant bus state, equivalent to logic low, is when the bus is driven differentially by a driver. A recessive bus state is when the bus is biased to a common mode of V_{CC} / 2 through the high-resistance internal input resistors of the receiver, equivalent to a logic high. The host microprocessor of the CAN node uses the TXD pin to drive the bus and receives data from the bus on the RXD pin. See 図 8-1 and 図 8-2.



図 8-1. Bus States (Physical Bit Representation)



図 8-2. Simplified Recessive Common Mode Bias and Receiver

8.3.2 Digital Inputs and Outputs: TXD (Input) and RXD (Output)

The V_{CC1} supply for the isolated digital input and output side of the device can be supplied by 1.8-V, 2.5-V, 3.3-V, and 5-V supplies and therefore the digital inputs and outputs are 1.8-V, 2.5-V, 3.3-V, and 5-V compatible.

注

The TXD pin is very weakly internally pulled up to V_{CC1}. An external pullup resistor should be used to make sure that the TXD pin is biased to recessive (high) level to avoid issues on the bus if the microprocessor does not control the pin and the TXD pin floats. The TXD pullup strength and CAN bit timing require special consideration when the device is used with an open-drain TXD output on the CAN controller of the microprocessor. An adequate external pullup resistor must be used to make sure that the TXD output of the microprocessor maintains adequate bit timing input to the input on the transceiver.

8.3.3 Protection Features

8.3.3.1 TXD Dominant Timeout (DTO)

The TXD DTO circuit prevents the transceiver from blocking network communication in the event of a hardware or software failure where the TXD pin is held dominant longer than the timeout period, t_{TXD_DTO}. The DTO circuit timer starts on a falling edge on the TXD pin. The DTO circuit disables the CAN bus driver if no rising edge occurs before the timeout period expires, which frees the bus for communication between other nodes on the network. The CAN driver is activated again when a recessive signal occurs on the TXD pin, clearing the TXD

DTO condition. The receiver and RXD pin still reflect activity on the CAN bus, and the bus terminals are biased to the recessive level during a TXD dominant timeout.



図 8-3. Example Timing Diagram for TXD DTO

注

The minimum dominant TXD time (t_{TXD_DTO}) allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the t_{TXD_DTO} minimum, limits the minimum data rate. Calculate the minimum transmitted data rate with 式 1.

$$\text{Minimum Data Rate} = 11 / t_{TXD\_DTO} \quad (1)$$

8.3.3.2 Thermal Shutdown (TSD)

If the junction temperature of the device exceeds the thermal shutdown threshold (T_{TSD}), the device turns off the CAN driver circuits, blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops at least the thermal shutdown hysteresis temperature (T_{TSD_HYST}) below the thermal shutdown temperature (T_{TSD}) of the device.

8.3.3.3 Undervoltage Lockout and Default State

The supply pins have undervoltage detection that places the device in protected or default mode which protects the bus during an undervoltage event on the V_{CC1} or V_{CC2} supply pins. If the bus-side power supply, V_{CC2}, is less than about 4 V, the power shutdown circuits in the ISO1042-Q1 device disable the transceiver to prevent false transmissions because of an unstable supply. If the V_{CC1} supply is still active when this occurs, the receiver output (RXD) goes to a default HIGH (recessive) value. 表 8-1 summarizes the undervoltage lockout and fail-safe behavior.

表 8-1. Undervoltage Lockout and Default State

V_{CC1}	V_{CC2}	DEVICE STATE	BUS OUTPUT	RXD
> UV_{VCC1}	> UV_{VCC2}	Functional	Per Device State and TXD	Mirrors Bus
<UV_{VCC1}	> UV_{VCC2}	Protected	Recessive	Undetermined

表 8-1. Undervoltage Lockout and Default State (continued)

V_{CC1}	V_{CC2}	DEVICE STATE	BUS OUTPUT	RXD
$>UV_{VCC1}$	$< UV_{VCC2}$	Protected	High Impedance	Recessive (Default High)

注

After an undervoltage condition is cleared and the supplies have returned to valid levels, the device typically resumes normal operation in 300 µs.

8.3.3.4 Floating Pins

Pullup and pulldown resistors should be used on critical pins to place the device into known states if the pins float. The TXD pin should be pulled up through a resistor to the V_{CC1} pin to force a recessive input level if the microprocessor output to the pin floats.

8.3.3.5 Unpowered Device

The device is designed to be *ideal passive* or *no load* to the CAN bus if it is unpowered. The bus pins (CANH, CANL) have extremely low leakage currents when the device is unpowered to avoid loading down the bus which is critical if some nodes of the network are unpowered while the rest of the of network remains in operation.

8.3.3.6 CAN Bus Short Circuit Current Limiting

The device has two protection features that limit the short circuit current when a CAN bus line has a short-circuit fault condition. The first protection feature is driver current limiting (both dominant and recessive states) and the second feature is TXD dominant state time out to prevent permanent higher short circuit current of the dominant state during a system fault. During CAN communication the bus switches between dominant and recessive states, therefore the short circuit current may be viewed either as the instantaneous current during each bus state or as an average current of the two states. For system current (power supply) and power considerations in the termination resistors and common-mode choke ratings, use the average short circuit current. Determine the ratio of dominant and recessive bits by the data in the CAN frame plus the following factors of the protocol and PHY that force either recessive or dominant at certain times:

- Control fields with set bits
- Bit stuffing
- Interframe space
- TXD dominant time out (fault case limiting)

These factors ensure a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits. The short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. Use 式 2 to calculate the average short circuit current.

$$I_{OS(AVG)} = \%Transmit \times [(\%REC\_Bits \times I_{OS(SS)\_REC}) + (\%DOM\_Bits \times I_{OS(SS)\_DOM})] + [\%Receive \times I_{OS(SS)\_REC}] \quad (2)$$

where

- $I_{OS(AVG)}$ is the average short circuit current
- %Transmit is the percentage the node is transmitting CAN messages
- %Receive is the percentage the node is receiving CAN messages
- %REC_Bits is the percentage of recessive bits in the transmitted CAN messages
- %DOM_Bits is the percentage of dominant bits in the transmitted CAN messages
- $I_{OS(SS)\_REC}$ is the recessive steady state short circuit current
- $I_{OS(SS)\_DOM}$ is the dominant steady state short circuit current

注

Consider the short circuit current and possible fault cases of the network when sizing the power ratings of the termination resistance and other network components.

8.4 Device Functional Modes

表 8-2 and 表 8-3 list the driver and receiver functions. 表 8-4 lists the functional modes for the ISO1042-Q1 device.

表 8-2. Driver Function Table

INPUT	OUTPUTS		DRIVEN BUS STATE
TXD(1)	CANH(1)	CANL(1)	
L	H	L	Dominant
H	Z	Z	Recessive

(1) H = high level, L = low level, Z = common mode (recessive) bias to V_{CC} / 2. See 図 8-1 and 図 8-2 for bus state and common mode bias information.

表 8-3. Receiver Function Table

DEVICE MODE	CAN DIFFERENTIAL INPUTS $V_{ID} = V_{CANH} - V_{CANL}$ (3)	BUS STATE	RXD PIN(1)
Normal	$V_{ID} \geq V_{IT(MAX)}$	Dominant	L
	$V_{IT(MIN)} < V_{ID} < V_{IT(MAX)}$	?	?
	$V_{ID} \leq V_{IT(MIN)}$	Recessive	H
	Open ($V_{ID} \approx 0$ V)	Open	H

(1) H = high level, L = low level, ? = indeterminate.

表 8-4. Function Table

DRIVER				RECEIVER		
INPUTS(1)	OUTPUTS		BUS STATE	DIFFERENTIAL INPUTS V_{ID} = CANH–CANL(3)	OUTPUT RXD	BUS STATE
TXD	CANH	CANL				
L(2)	H	L	DOMINANT	$V_{ID} \geq V_{IT(MAX)}$	L	DOMINANT
H	Z	Z	RECESSIVE	$V_{IT(MIN)} < V_{ID} < V_{IT(MAX)}$	?	?
Open	Z	Z	RECESSIVE	$V_{ID} \leq V_{IT(MIN)}$	H	RECESSIVE
X	Z	Z	RECESSIVE	Open ($V_{ID} \approx 0$ V)	H	RECESSIVE

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance
(2) Logic low pulses to prevent dominant time-out.
(3) See Receiver Electrical Characteristics section for input thresholds.

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO1042-Q1 device can be used with other components from Texas Instruments such as a microcontroller, a transformer driver, and a linear voltage regulator to form a fully isolated CAN interface.

9.2 Typical Application



図 9-1. Application Circuit With ISO1042-Q1 in 16-SOIC Package



図 9-2. Application Circuit With ISO1042-Q1 in 8-SOIC Package

9.2.1 Design Requirements

Unlike an optocoupler-based solution, which requires several external components to improve performance, provide bias, or limit current, the ISO1042-Q1 device only requires external bypass capacitors to operate.

9.2.2 Detailed Design Procedure

9.2.2.1 Bus Loading, Length and Number of Nodes

The ISO 11898-2 Standard specifies a maximum bus length of 40 m and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A large number of nodes requires transceivers with high input impedance such as the ISO1042-Q1 transceivers.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2 Standard. These organizations and standards have made system-level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, DeviceNet, and NMEA2000.

The ISO1042-Q1 device is specified to meet the 1.5-V requirement with a 50-Ω load, incorporating the worst case including parallel transceivers. The differential input resistance of the ISO1042-Q1 device is a minimum of 30 kΩ. If 100 ISO1042-Q1 transceivers are in parallel on a bus, this requirement is equivalent to a 300-Ω differential load worst case. That transceiver load of 300 Ω in parallel with the 60 Ω gives an equivalent loading of 50 Ω. Therefore, the ISO1042-Q1 device theoretically supports up to 100 transceivers on a single bus segment. However, for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity, therefore a practical maximum number of nodes is typically much lower. Bus length may also be extended beyond the original ISO 11898 standard of 40 m by careful system design and data-rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes, and a significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. Using this flexibility requires the responsibility of good network design and balancing these tradeoffs.

9.2.2.2 CAN Termination

The ISO11898 standard specifies the interconnect to be a single twisted pair cable (shielded or unshielded) with 120-Ω characteristic impedance (Z_O). Resistors equal to the characteristic impedance of the line should be used

to terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be in a node, but if nodes are removed from the bus, the termination must be carefully placed so that it is not removed from the bus.



図 9-3. Typical CAN Bus

Termination may be a single 120-Ω resistor at the end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common-mode voltage of the bus is desired, then split termination can be used. (See 図 9-4). Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltages at the start and end of message transmissions.



図 9-4. CAN Bus Termination Concepts

9.2.3 Application Curve



図 9-5. Typical TXD, RXD, CANH and CANL Waveforms at 1 Mbps

10 Power Supply Recommendations

To make sure operation is reliable at all data rates and supply voltages, a 0.1-µF bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. In addition, a bulk capacitance, typically 4.7 µF, should be placed near the V_{CC2} supply pin. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as TI's SN6505B. For such applications, detailed power supply design, and transformer selection recommendations are available in the *SN6505 Low-Noise 1-A Transformer Drivers for Isolated Power Supplies* data sheet.

11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see セクション 11.2). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in^2.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

Suggested placement and routing of ISO1042-Q1 bypass capacitors and optional TVS diodes is shown in 図 11-2 and 図 11-3. In particular, place the V_{CC2} bypass capacitors on the top layer, as close to the device pins as possible, and complete the connection to the V_{CC2} and G_{ND2} pins without using vias. Note that the SOIC-16 variant needs two V_{CC2} bypass capacitor, one on each V_{CC2} pin.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the *Digital Isolator Design Guide*.

11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over lower-cost alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

11.2 Layout Example



図 11-1. Recommended Layer Stack



図 11-2. 16-DW Layout Example



図 11-3. 8-DWV Layout Example

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, *Digital Isolator Design Guide*
- Texas Instruments, *ISO1042DW Isolated CAN Transceiver Evaluation Module* User's Guide
- Texas Instruments, *Isolate your CAN systems without compromising on performance or space* TI TechNote
- Texas Instruments, *Isolation Glossary*
- Texas Instruments, *High-voltage reinforced isolation: Definitions and test methodologies*
- Texas Instruments, *How to Isolate Signal and Power in Isolated CAN Systems* TI TechNote
- Texas Instruments, *How to Design Isolated CAN Systems With Correct Bus Protection* Application Report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
すべての商標は、それぞれの所有者に帰属します。

12.5 静電気放電に関する注意事項

この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.6 用語集

TI 用語集　　この用語集には、用語や略語の一覧および定義が記載されています。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISO1042BQDWQ1	Active	Production	SOIC (DW) | 16	40 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042BQ1
ISO1042BQDWQ1.A	Active	Production	SOIC (DW) | 16	40 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042BQ1
ISO1042BQDWQ1.B	Active	Production	SOIC (DW) | 16	40 | TUBE	-	Call TI	Call TI	-40 to 125	
ISO1042BQDWRQ1	Active	Production	SOIC (DW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042BQ1
ISO1042BQDWRQ1.A	Active	Production	SOIC (DW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042BQ1
ISO1042BQDWRQ1.B	Active	Production	SOIC (DW) | 16	2000 | LARGE T&R	-	Call TI	Call TI	-40 to 125	
ISO1042BQDWVQ1	Active	Production	SOIC (DWV) | 8	64 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042B Q1
ISO1042BQDWVQ1.A	Active	Production	SOIC (DWV) | 8	64 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042B Q1
ISO1042BQDWVQ1.B	Active	Production	SOIC (DWV) | 8	64 | TUBE	-	Call TI	Call TI	-40 to 125	
ISO1042BQDWVRQ1	Active	Production	SOIC (DWV) | 8	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042B Q1
ISO1042BQDWVRQ1.A	Active	Production	SOIC (DWV) | 8	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042B Q1
ISO1042BQDWVRQ1.B	Active	Production	SOIC (DWV) | 8	1000 | LARGE T&R	-	Call TI	Call TI	-40 to 125	
ISO1042QDWQ1	Active	Production	SOIC (DW) | 16	40 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042Q1
ISO1042QDWQ1.A	Active	Production	SOIC (DW) | 16	40 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042Q1
ISO1042QDWQ1.B	Active	Production	SOIC (DW) | 16	40 | TUBE	-	Call TI	Call TI	-40 to 125	
ISO1042QDWRQ1	Active	Production	SOIC (DW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042Q1
ISO1042QDWRQ1.A	Active	Production	SOIC (DW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042Q1
ISO1042QDWRQ1.B	Active	Production	SOIC (DW) | 16	2000 | LARGE T&R	-	Call TI	Call TI	-40 to 125	
ISO1042QDWVQ1	Active	Production	SOIC (DWV) | 8	64 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042 Q1
ISO1042QDWVQ1.A	Active	Production	SOIC (DWV) | 8	64 | TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042 Q1
ISO1042QDWVQ1.B	Active	Production	SOIC (DWV) | 8	64 | TUBE	-	Call TI	Call TI	-40 to 125	
ISO1042QDWVRQ1	Active	Production	SOIC (DWV) | 8	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042 Q1
ISO1042QDWVRQ1.A	Active	Production	SOIC (DWV) | 8	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ISO1042 Q1

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ISO1042QDWVRQ1.B	Active	Production	SOIC (DWV) | 8	1000 | LARGE T&R	-	Call TI	Call TI	-40 to 125	

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

OTHER QUALIFIED VERSIONS OF ISO1042-Q1 :

- Catalog : ISO1042

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO1042BQDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO1042BQDWVRQ1	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
ISO1042QDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO1042QDWVRQ1	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO1042BQDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO1042BQDWVRQ1	SOIC	DWV	8	1000	350.0	350.0	43.0
ISO1042QDWRQ1	SOIC	DW	16	2000	350.0	350.0	43.0
ISO1042QDWVRQ1	SOIC	DWV	8	1000	350.0	350.0	43.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ISO1042BQDWQ1	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO1042BQDWQ1.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO1042BQDWVQ1	DWV	SOIC	8	64	505.46	13.94	4826	6.6
ISO1042BQDWVQ1.A	DWV	SOIC	8	64	505.46	13.94	4826	6.6
ISO1042QDWQ1	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO1042QDWQ1.A	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO1042QDWVQ1	DWV	SOIC	8	64	505.46	13.94	4826	6.6
ISO1042QDWVQ1.A	DWV	SOIC	8	64	505.46	13.94	4826	6.6



DWV0008A

SOIC - 2.8 mm max height

SOIC



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



LAND PATTERN EXAMPLE
9.1 mm NOMINAL CLEARANCE/CREEPAGE
SCALE:6X



SOLDER MASK DETAILS

4218796/A 09/2013

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DWV0008A

SOIC - 2.8 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4218796/A 09/2013

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

DW 16

SOIC - 2.65 mm max height

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224780/A

SOIC



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.



IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE

HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

LAND PATTERN EXAMPLE
SCALE:4X



NON SOLDER MASK DEFINED

SOLDER MASK DEFINED

SOLDER MASK DETAILS

4221009/B 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE

HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:4X

4221009/B 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件 、 TI の総合的な品質ガイドライン 、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

最終更新日：2025 年 10 月