



🚽 Order

Now





Reference

Design

JAJSDR5A – AUGUST 2017 – REVISED JANUARY 2018

# INA828 50µVオフセット、7nV/√Hzノイズ、低消費電力、高精度計測アン プ

# 1 特長

Texas

• 高精度計測アンプの発展

INSTRUMENTS

- 第2世代: INA828
- 第1世代: INA128
- 低いオフセット電圧: 最大50µV
- ゲイン・ドリフト係数: 5ppm/°C(G = 1)、 50ppm/°C(G > 1)
- ノイズ: 7nV/√Hz
- 帯域幅: 2MHz (G = 1)、260kHz (G = 100)
- 1nFの容量性負荷で安定
- ±40Vまで入力を保護
- 同相信号除去:
  - 110dB (最小値、G = 10)
- 電源電圧除去: 100dB (最小値、G = 1)
- 消費電流: 650µA (最大値)
- 電源電圧範囲:
  - 単一電源: 4.5V~36V
  - デュアル電源: ±2.25V~±18V
- 定格温度範囲:
   -40℃~+125℃
- パッケージ: 8ピンSOIC
- 2 アプリケーション
- ・ 産業用プロセス制御
   ・
- サーキット・ブレーカ
- バッテリ・テスタ
- ECGアンプ
- パワー・オートメーション
- 医療用計測機器
- ポータブル機器

# INA828の簡略化された内部回路図



Copyright © 2017, Texas Instruments Incorporated

# 3 概要

INA828は、単一電源またはデュアル電源の非常に幅広い電圧範囲で動作する、低消費電力の高精度計測アンプです。単一の外付け抵抗によって、1~1000の範囲でゲインを設定できます。このデバイスは、入力オフセット電 E、オフセット電圧ドリフト、入力バイアス電流、入力電圧ノイズ、入力電流ノイズを極めて低く抑える新しいスーパーβ 入力トランジスタを使用することで、卓越した精度を実現します。追加回路により、±40Vまでの過電圧から入力を保護します。

INA828は非常に高い同相除去比を提供するように最適 化されています。G = 1での同相除去比は、全入力同相 範囲を通じて90dBを上回ります。このデバイスは、5Vの単 一電源から最大±18Vのデュアル電源までの低電圧動作 に適しています。INA828は、8ピンSOICパッケージで供 給され、-40℃~+125℃の温度範囲で動作が規定されて います。

### 製品情報<sup>(1)</sup>

型番	パッケージ	本体サイズ(公称)		
INA828	SOIC (8)	4.90mm×3.91mm		

(1) 提供されているすべてのパッケージについては、巻末の注文情報 を参照してください。







# 目次

1	特長	
2	アプ	リケーション 1
3	概要	i 1
4	改訂	'履歴2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics5
	6.6	Typical Characteristics 7
7	Deta	ailed Description 16
	7.1	Overview 16
	7.2	Functional Block Diagram 16
	7.3	Feature Description 17
	7.4	Device Functional Modes 21

# 4 改訂履歴

20	17年8月発行のものから更新 Pa	age	
•	Changed MAX value for G = 1 in "GE" row from "±0.020%" to "±0.025%"	5	

8	Арр	lication and Implementation	22
	8.1	Reference Terminal	22
	8.2	Input Bias Current Return Path	24
	8.3	PCB Assembly Effects on Precision	25
	8.4	Typical Application	26
	8.5	Other Application Examples	28
9	Pow	er Supply Recommendations	29
10	Lay	out	29
	10.1	Layout Guidelines	29
	10.2	Layout Example	30
11	デバ	イスおよびドキュメントのサポート	31
	11.1	ドキュメントのサポート	31
	11.2	ドキュメントの更新通知を受け取る方法	31
	11.3	コミュニティ・リソース	31
	11.4	商標	31
	11.5	静電気放電に関する注意事項	31
	11.6	Glossary	31
12	メカニ	ニカル、パッケージ、および注文情報	31

## TEXAS INSTRUMENTS

www.ti.com



### INA828 JAJSDR5A – AUGUST 2017 – REVISED JANUARY 2018

# 5 Pin Configuration and Functions



### **Pin Functions**

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
DC	1		Coin cotting sin Directo scriptor between sin 4 and sin 0	
RG	8		Gain setting pin. Place a gain resistor between pin 1 and pin 8.	
–IN	2	I	Negative (inverting) input	
+IN	3	I	Positive (noninverting) input	
–VS	4	—	Negative supply	
REF	5	I	Reference input. This pin must be driven by a low impedance source.	
OUT	6	0	Output	
+VS	7	_	Positive supply	

# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage		-18	18	V
Signal input pins	Voltage	-40	40	N
	REF pin	-18	18	v
Output short-circuit <sup>(2)</sup>	Output short-circuit <sup>(2)</sup>		nuous	
Temperature	Operating, T <sub>A</sub>	-50	150	
	Junction, T <sub>J</sub>		175	°C
	Storage, T <sub>stg</sub>	-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to  $V_S / 2$ .

# 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1500	V
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	Single supply	4.5	36	N
Supply voltage	Dual supply	±2.25	±18	v
Specified temperature		-40	125	°C
Operating temperature		-50	150	°C

# 6.4 Thermal Information

		INA828	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT
		8 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	119.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	66.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	61.9	°C/W
ΤLΨ	Junction-to-top characterization parameter	20.5	°C/W
Ψјв	Junction-to-board characterization parameter	61.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### 6.5 Electrical Characteristics

at  $T_A = 25^{\circ}$ C,  $V_S = \pm 15$  V,  $R_L = 10$  k $\Omega$ ,  $V_{REF} = 0$  V, and G = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
INPUT					I	
		G = 100, RTI		20	50	μV
V <sub>OSI</sub>	Input stage offset	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C^{(3)}$			90	μV
	Vollage	vs temperature, $T_A = -40^{\circ}C$ to +125°C			0.5	µV/°C
		G = 1, RTI		50	250	μV
V <sub>oso</sub>	Output stage offset	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C^{(3)}$			500	μV
	Voltage	vs temperature, $T_A = -40^{\circ}C$ to $+125^{\circ}C$			5	μV/°C
		G = 1, RTI	110	120		
2020	Power-supply rejection	G = 10, RTI	114	130		סי-
Pork	ratio	G = 100, RTI	130	135		aв
		G = 1000, RTI	136	140		
z <sub>id</sub>	Differential impedance			100    1		$G\Omega \parallel pF$
z <sub>ic</sub>	Common-mode impedance			100    10		GΩ∥pF
	RFI filter, –3-dB frequency			53		MHz
			(V–) + 2		(V+) – 2	N/
V <sub>CM</sub>	Operating input range	$V_{\rm S} = \pm 2.25$ V to $\pm 18$ V, $T_{\rm A} = -40^{\circ}$ C to $\pm 125^{\circ}$ C	See	Figure 48 to Figure 51		V
	Input overvoltage range	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			±40	V
	Common-mode rejection ratio	At dc to 60 Hz, RTI, $V_{CM} = (V-) + 2 V$ to $(V+) - 2 V$ , $G = 1$	90	100		
		At dc to 60 Hz, RTI, $V_{CM} = (V-) + 2 V$ to $(V+) - 2 V$ , G = 10	110	120		
CMRR		At dc to 60 Hz, RTI, $V_{CM} = (V-) + 2 V$ to $(V+) - 2 V$ , G = 100	130	140		dB
		At dc to 60 Hz, RTI, $V_{CM} = (V-) + 2 V$ to $(V+) - 2 V$ , G = 1000	140	145		
BIAS CU	RRENT				I	
		$V_{CM} = V_S / 2$		0.15	0.6	
IB	Input bias current	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			2	nA
	· · · · · ·	$V_{CM} = V_S / 2$		0.15	0.6	
l <sub>os</sub>	Input offset current	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			2	nA
NOISE V	OLTAGE				I	
	Input stage voltage	f = 1 kHz, G = 100, R <sub>S</sub> = 0 Ω		7		nV/√Hz
e <sub>NI</sub>	noise <sup>(5)</sup>	$f_{B}$ = 0.1 Hz to 10 Hz, G = 100, R <sub>S</sub> = 0 $\Omega$		0.14		μV <sub>PP</sub>
	Output stage voltage	$f = 1 \text{ kHz}, R_S = 0 \Omega$		90		nV/√Hz
e <sub>NO</sub>	noise <sup>(5)</sup>	$f_{B} = 0.1$ Hz to 10 Hz, $R_{S} = 0 \Omega$		7.7		μV <sub>PP</sub>
	···· ,	f = 1 kHz		170		fA/√Hz
In	Noise current	f <sub>B</sub> = 0.1 Hz to 10 Hz, G = 100		4.7		рА <sub>РР</sub>
GAIN		+			·	
G	Gain equation			1 + (50 kΩ / R <sub>G</sub> )		V/V
	Range of gain		1		1000	V/V
		G = 1, V <sub>O</sub> = ±10 V		±0.005%	±0.025%	
05	0 :	G = 10, V <sub>O</sub> = ±10 V		±0.025%	±0.15%	
GE	Gain error	G = 100, V <sub>O</sub> = ±10 V		±0.025%	±0.15%	
		G = 1000, V <sub>O</sub> = ±10 V		±0.05%		
	Q in to more ture (6)	$G = 1, T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			±5	/00
	Gain vs temperature <sup>vo</sup>	$G > 1$ , $T_A = -40^{\circ}C$ to $+125^{\circ}C$			±50	ppm/-C

Total offset, referred-to-input (RTI): V<sub>OS</sub> = (V<sub>OSI</sub>) + (V<sub>OSO</sub> / G).
 Offset drifts are uncorrelated. Input-referred offset drift is calculated using: ΔV<sub>OS(RTI)</sub> = √[ΔV<sub>OSI</sub><sup>2</sup> + (ΔV<sub>OSO</sub> / G)<sup>2</sup>]

Specified by characterization. (3)

Input voltage range of the INA828 input stage. The input range depends on the common-mode voltage, differential voltage, gain, and (4) reference voltage. See *Typical Characteristic* curves  $\boxtimes$  48 through  $\boxtimes$  51 for more information. Total RTI voltage noise is equal to:  $e_{N(RTI)} = \sqrt{[e_{NI}^2 + (e_{NO} / G)^2]}$ The values specified for G > 1 do not include the effects of the external gain-setting resistor, R<sub>G</sub>.

- (5)
- (6)

TEXAS INSTRUMENTS

www.tij.co.jp

# **Electrical Characteristics (continued)**

at $T_A = 25^{\circ}C$ , $V_S = \pm 15 V$ , $R_1 = 1$	$0 \text{ k}\Omega$ , $V_{\text{REE}} = 0 \text{ V}$ , and $G = 1$	(unless otherwise noted)
---	--	--------------------------

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
		G = 1 to 10, $V_0 = -10$ V to +10 V, $R_L = 10$ k $\Omega$		1	10	
	Onin manlinganity	G = 100, V <sub>O</sub> = $-10$ V to $+10$ V, R <sub>L</sub> = $10$ k $\Omega$			15	
	Gain nonlinearity	G = 1000, $V_0 = -10$ V to +10 V, $R_L = 10$ k $\Omega$			20	ppm
		G = 1 to 100, $V_0$ = -10 V to +10 V, $R_L$ = 2 k $\Omega$		30		
OUTP	JT					
	Voltage swing		(V–) + 0.15		(V+) – 0.15	V
	Load capacitance stability			1000		pF
Zo	Closed-loop output impedance	f = 10 kHz		1.3		Ω
I <sub>SC</sub>	Short-circuit current	Continuous to V <sub>S</sub> / 2		±18		mA
FREQ	JENCY RESPONSE				·	
		G = 1		2.0		MHz
	Bandwidth, -3 dB	G = 10		640		
BW		G = 100		260		kHz
		G = 1000		33		
SR	Slew rate	$G = 1, V_0 = \pm 10 V$		1.2		V/µs
		0.01%, G = 1 to 100, V <sub>STEP</sub> = 10 V		12		
	Cattling time	0.01%, G = 1000, V <sub>STEP</sub> = 10 V		40		μs
۱ <sub>S</sub>	Settling time	0.001%, G = 1 to 100, V <sub>STEP</sub> = 10 V		16		
		0.001%, G = 1000, V <sub>STEP</sub> = 10 V		50		
REFE	RENCE INPUT					
R <sub>IN</sub>	Input impedance			40		kΩ
	Voltage range		(V–)		(V+)	V
	Gain to output			1		V/V
	Reference gain error			0.01%		
POWE	R SUPPLY					
V	Dewer europy veltere	Single supply	4.5		36	M
vs	Power-supply voltage	Dual supply	±2.25		±18	V
		V <sub>IN</sub> = 0 V		600	650	
Quiescent current	Quiescent current	vs temperature, $T_A = -40^{\circ}C$ to $+125^{\circ}C$			850	μΑ



### 6.6 Typical Characteristics



INA828 JAJSDR5A – AUGUST 2017 – REVISED JANUARY 2018 TEXAS INSTRUMENTS

www.tij.co.jp

# **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**







# **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**



# **Typical Characteristics (continued)**





## **Typical Characteristics (continued)**



# 7 Detailed Description

# 7.1 Overview

The INA828 is a monolithic precision instrumentation amplifier incorporating a current-feedback input stage and a 4-resistor difference amplifier output stage. The differential input voltage is buffered by  $Q_1$  and  $Q_2$  and is forced across  $R_G$ , which causes a signal current to flow through  $R_G$ ,  $R_1$ , and  $R_2$ . The output difference amplifier,  $A_3$ , removes the common-mode component of the input signal and refers the output signal to the REF terminal. The  $V_{BE}$  and voltage drop across  $R_1$  and  $R_2$  produce output voltages on  $A_1$  and  $A_2$  that are approximately 0.8 V lower than the input voltages.

Each input is protected by two field-effect transistors (FETs) that provide a low series resistance under normal signal conditions, and preserve excellent noise performance. When excessive voltage is applied, these transistors limit input current to approximately 8 mA.

# 7.2 Functional Block Diagram





### 7.3 Feature Description

## 7.3.1 Setting the Gain

 $\boxtimes$  52 shows that the gain of the INA828 is set by a single external resistor, R<sub>G</sub>, connected between the RG pins (pins 1 and 8).



### 図 52. Simplified Diagram of the INA828 With Gain and Output Equations

The value of  $R_G$  is selected according to:

$$G = 1 + \frac{50 \text{ k}\Omega}{\text{R}_{\text{G}}} \tag{1}$$

 $\frac{1}{2}$  1 lists several commonly-used gains and resistor values. The 50-kΩ term in  $\frac{1}{2}$  1 comes from the sum of the two internal 25-kΩ feedback resistors. These on-chip resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficients of these resistors are included in the gain accuracy and drift specifications of the INA828.

DESIRED GAIN	R <sub>G</sub> (Ω)	NEAREST 1% R <sub>G</sub> (Ω)
1	NC	NC
2	50 k	49.9 k
5	12.5 k	12.4 k
10	5.556 k	5.49 k
20	2.632 k	2.61 k
50	1.02 k	1.02 k
100	505.1	511
200	251.3	249
500	100.2	100
1000	50.05	49.9

### 表 1. Commonly-Used Gains and Resistor Values

#### INA828 JAJSDR5A – AUGUST 2017 – REVISED JANUARY 2018



### 7.3.1.1 Gain Drift

The stability and temperature drift of the external gain setting resistor,  $R_G$ , also affects gain. The contribution of  $R_G$  to gain accuracy and drift can be determined from  $\pm 1$ .

The best gain drift of 5 ppm/°C (maximum) can be achieved when the INA828 uses G = 1 without  $R_G$  connected. In this case, gain drift is limited only by the slight mismatch of the temperature coefficient of the integrated 40-k $\Omega$  resistors in the differential amplifier (A<sub>3</sub>). At gains greater than 1, gain drift increases as a result of the individual drift of the 25-k $\Omega$  resistors in the feedback of A<sub>1</sub> and A<sub>2</sub>, relative to the drift of the external gain resistor R<sub>G</sub>. The low temperature coefficient of the internal feedback resistors significantly improves the overall temperature stability of applications using gains greater than 1 V/V over alternate solutions.

Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance and contribute additional gain error (such as a possible unstable gain error) at gains of approximately 100 or greater. To assure stability, avoid parasitic capacitance of more than a few picofarads at  $R_G$  connections. Careful matching of any parasitics on both  $R_G$  pins maintains optimal CMRR over frequency; see *Typical Characteristics*, 🛛 17.

### 7.3.2 EMI Rejection

Texas Instruments developed a method to accurately measure the immunity of an amplifier over a broad frequency spectrum, extending from 10 MHz to 6 GHz. This method uses an EMI rejection ratio (EMIRR) to quantify the ability of the INA828 to reject EMI. The offset resulting from an input EMI signal can be calculated using  $\vec{x}$  2:

$$\Delta V_{OS} = \left(\frac{V_{RF_{PEAK}}^{2}}{100 \text{ mV}_{P}}\right) \cdot 10^{-\left(\frac{EMIRR (dB)}{20}\right)}$$

where

• V<sub>RF PEAK</sub> is the peak amplitude of the input EMI signal.

(2)

図 53 and 図 54 show the INA828 EMIRR graph for both differential and common-mode EMI rejection across this frequency range. 表 2 shows the EMIRR values for the INA828 at frequencies commonly encountered in real-world applications. Applications listed in 表 2 can be centered on or operated near the particular frequency shown. Depending on the end-system requirements, additional EMI filters may be required near the signal inputs of the system, as well as incorporating known good practices such as using short traces, low-pass filters, and damping resistors combined with parallel and shielded signal routing.





FREQUENCY	APPLICATION OR ALLOCATION	DIFFERENTIAL EMIRR	COMMON-MODE EMIRR
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultrahigh-frequency (UHF) applications	48 dB	87 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (up to 1.6 GHz), GSM, aeronautical mobile, UHF applications	52 dB	98 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	94 dB	51 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth <sup>®</sup> , mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	66 dB	57 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	79 dB	87 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	90 dB	92 dB

### 表 2. INA828 EMIRR for Frequencies of Interest

### 7.3.3 Input Common-Mode Range

The linear input voltage range of the INA828 input circuitry extends within 2 Volts of both power supplies and maintains excellent common-mode rejection throughout this range. The common-mode range for the most common operating conditions are shown in  $\boxtimes 55$ ,  $\boxtimes 50$ , and  $\boxtimes 51$ . The common-mode range for other operating conditions is best calculated using the *INA common-mode range calculating tool*. The INA828 device can operate over a wide range of power supplies and VREF configurations, thus providing a comprehensive guide to common-mode range limits for all possible conditions is impractical.





### 7.3.4 Input Protection

The inputs of the INA828 device are individually protected for voltages up to  $\pm 40$  V. For example, a condition of -40 V on one input and 40 V on the other input does not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. If the input is overloaded, the protection circuitry limits the input current to a value of approximately 8 mA.



**1** 59. Input Current Path During an Overvoltage Condition

During an input overvoltage condition, current flows through the input protection diodes into the power supplies, see  $\boxtimes$  59. If the power supplies are unable to sink current, then Zener diode clamps (ZD1 and ZD2 in  $\boxtimes$  59) must be placed on the power supplies to provide a current pathway to ground.  $\boxtimes$  60 illustrates the input current for input voltages from -40 V to +40 V when the INA828 is powered by ±15-V supplies.



図 60. Input Current vs Input Overvoltage



### 7.3.5 Operating Voltage

The INA828 operates over a power-supply range of 4.5 V to 36 V (±2.25 V to ±18 V).

Supply voltages higher than 40 V ( $\pm$ 20 V) can permanently damage the device. Parameters that vary over supply voltage or temperature are shown in the *Typical Characteristics* section of this data sheet.

注意

# 7.4 Device Functional Modes

The INA828 has a single functional mode and is operational when the power-supply voltage is greater than 4.5 V ( $\pm$ 2.25 V). The maximum power-supply voltage for the INA828 is 36 V ( $\pm$ 18 V).



# 8 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Reference Terminal

The output voltage of the INA828 is developed with respect to the voltage on the reference terminal, REF. Often, in dual-supply operation, the reference pin (pin 6) is connected to the low-impedance system ground. In single-supply operation, offsetting the output signal to a precise mid-supply level is useful (for example, 2.5 V in a 5-V supply environment). To accomplish this level shift, a voltage source must be connected to the REF pin to level-shift the output so that the INA828 can drive a single-supply ADC.

The voltage source applied to the reference terminal must have a low output impedance. As illustrated in  $\boxtimes$  61, any resistance at the reference terminal (shown as R<sub>REF</sub> in  $\boxtimes$  61) is in series with one of the internal 40-k $\Omega$  resistors.



図 61. Parasitic Resistance Shown at the Reference Terminal

The parasitic resistance at the reference terminal,  $R_{REF}$ , creates an imbalance in the 4 resistors of the internal difference amplifier, resulting in degraded common-mode rejection ratio (CMRR).  $\boxtimes$  62 shows the degradation in CMRR of the INA828 for increasing resistance at the reference terminal. For the best performance, keep the source impedance to the REF terminal,  $R_{REF}$ , below 5  $\Omega$ .



# **Reference Terminal (continued)**



図 62. The Effect of Increasing Resistance at the Reference Terminal

Voltage reference ICs are an excellent option for providing a low-impedance voltage source for the reference terminal. However, if a resistor voltage divider is used to generate a reference voltage, it must be buffered by an op amp as shown in 🛛 63 to avoid CMRR degradation.



Copyright © 2017, Texas Instruments Incorporated

#### 3 63. Using an Op Amp to Buffer Reference Voltages



## 8.2 Input Bias Current Return Path

The input impedance of the INA828 is extremely high—approximately 100 G $\Omega$ . However, a path must be provided for the input bias current of both inputs. This input bias current is typically 150 pA. High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation.  $\boxtimes$  64 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA828, and the input amplifiers saturate. If the differential source resistance is low, the bias current return path can be connected to one input (as shown in the thermocouple example in  $\boxtimes$  64). With a higher source impedance, using two equal resistors provides a balanced input with possible advantages of a lower input offset voltage as a result of bias current and better high-frequency common-mode rejection.



Copyright © 2017, Texas Instruments Incorporated

### 図 64. Providing an Input Common-Mode Current Path



# 8.3 PCB Assembly Effects on Precision

The printed-circuit board (PCB) assembly process, including reflow soldering, imparts thermal stresses on the INA828 which can degrade the precision of the device and must be considered in the development of very-high-precision systems. Baking the PCBs after the assembly process can restore the precision of the device to preassembly values.  $\boxtimes 65$ ,  $\boxtimes 66$ , and  $\boxtimes 67$  illustrate the effect of reflow soldering on the typical distribution of input offset voltage of the INA828.  $\boxtimes 65$  shows the distribution of input offset voltage for a set of INA828 devices prior to the PCB assembly process. Exposing the INA828 to a JEDEC-standard thermal profile for reflow soldering produces the histogram shown in  $\boxtimes 66$  on another set of INA828 devices. The standard deviation of input offset voltage has almost doubled due to the thermal stress imparted to the INA828 from the reflow process. However, baking INA828 units for 30 minutes at 125°C after the reflow soldering process produced the distribution given in  $\boxtimes 67$ . The post-reflow bake restored the standard deviation of the input offset voltage to pre-assembly levels.



# 8.4 Typical Application

⊠ 68 shows a three-terminal programmable-logic controller (PLC) design for the INA828. This PLC reference design accepts inputs of  $\pm 10$  V or  $\pm 20$  mA. The output is a single-ended voltage of 2.5 V  $\pm 2.3$  V (or 200 mV to 4.8 V). Many PLCs typically have these input and output ranges.



Copyright © 2017, Texas Instruments Incorporated

図 68. PLC Input (±10 V, 4 mA to 20 mA)

### 8.4.1 Design Requirements

For this application, the design requirements are:

- 4-mA to 20-mA input with less than 20-Ω burden
- ±20-mA input with less than 20-Ω burden
- ±10-V input with impedance of approximately 100 kΩ
- Maximum 4-mA to 20-mA or ±20-mA burden voltage equal to ±0.4 V
- Output range within 0 V to 5 V

### 8.4.2 Detailed Design Procedure

There are two modes of operation for the circuit shown in  $\boxtimes$  68: current input and voltage input. This design requires  $R_1 \gg R_2 \gg R_3$ . Given this relationship,  $\pm 3$  calculates the current input mode transfer function.

$$V_{OUT-I} = V_D \times G + V_{REF} = -(I_{IN} \times R_3) \times G + V_{REF}$$

where

- G represents the gain of the instrumentation amplifier
- V<sub>D</sub> represents the differential voltage at the INA828 inputs
- V<sub>REF</sub> is the voltage at the INA828 REF pin
- I<sub>IN</sub> is the input current
- $\pm$  4 shows the transfer function for the voltage input mode.

$$V_{OUT-V} = V_D \times G + V_{REF} = -\left(V_{IN} \times \frac{R_2}{R_1 + R_2}\right) \times G + V_{REF}$$

where

V<sub>IN</sub> is the input voltage

 $R_1$  sets the input impedance of the voltage input mode. The minimum typical input impedance is 100 k $\Omega$ . 100 k $\Omega$  is selected for  $R_1$  because increasing the  $R_1$  value also increases noise. The value of  $R_3$  must be extremely small compared to  $R_1$  and  $R_2$ . 20  $\Omega$  for  $R_3$  is selected because that resistance value is much smaller than  $R_1$  and yields an input voltage of ±400 mV when operated in current mode (±20 mA).

**NSTRUMENTS** 

FXAS

(3)

(4)



### **Typical Application (continued)**

Use  $\pm 5$  to calculate R<sub>2</sub> given V<sub>D</sub> = ±400 mV, V<sub>IN</sub> = ±10 V, and R<sub>1</sub> = 100 kΩ.

$$V_{\rm D} = V_{\rm IN} \times \frac{R_2}{R_1 + R_2} \rightarrow R_2 = \frac{R_1 \times V_{\rm D}}{V_{\rm IN} - V_{\rm D}} = 4.167 \text{ k}\Omega$$
(5)

The value obtained from  $\pm$  5 is not a standard 0.1% value, so 4.17 k $\Omega$  is selected. R<sub>1</sub> and R<sub>2</sub> also use 0.1% tolerance resistors to minimize error.

Use  $\pm$  6 to calculate the ideal gain of the instrumentation amplifier.

$$G = \frac{V_{OUT} - V_{REF}}{V_{D}} = \frac{4.8 \text{ V} - 2.5 \text{ V}}{400 \text{ mV}} = 5.75 \frac{\text{V}}{\text{V}}$$
(6)

式 7 calculates the gain-setting resistor value using the INA828 gain equation, 式 1.

$$R_{G} = \frac{50 \text{ k}\Omega}{G-1} = \frac{50 \text{ k}\Omega}{5.75-1} = 10.5 \text{ k}\Omega$$
(7)

10.5 k $\Omega$  is a standard 0.1% resistor value that can be used in this design.

## 8.4.3 Application Curves

 $\boxtimes$  69 and  $\boxtimes$  70 show typical characteristic curves for the circuit in  $\boxtimes$  68.





# 8.5 Other Application Examples

### 8.5.1 Resistance Temperature Detector Interface

☑ 71 illustrates a 3-wire interface circuit for resistance temperature detectors (RTDs). The circuit incorporates analog linearization and has an output voltage range from 0 to 5 V. The linearization technique employed is described in *Analog linearization of resistance temperature detectors*. Series and parallel combinations of standard 1% resistor values are used to achieve less than 0.02°C of error over a 200°C temperature span.



Copyright © 2017, Texas Instruments Incorporated



## 図 71. A 3-Wire Interface for RTDs With Analog Linearization



# 9 Power Supply Recommendations

The nominal performance of the INA828 is specified with a supply voltage of  $\pm 15$  V and mid-supply reference voltage. The device can also be operated using power supplies from  $\pm 1.5$  V (3 V) to  $\pm 18$  V (36 V) and non mid-supply reference voltages with excellent performance. Parameters that can vary significantly with operating voltage and reference voltage are illustrated in the *Typical Characteristics* section.

# 10 Layout

# **10.1 Layout Guidelines**

Attention to good layout practices is always recommended. For best operational performance of the device, use good PCB layout practices, including:

- Care must be taken to assure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals. In addition, parasitic capacitance at the gain-setting pins can also affect CMRR over frequency. For example, in applications that implement gain switching using switches or PhotoMOS<sup>®</sup> relays to change the value of R<sub>G</sub>, select the component so that the switch capacitance is as small as possible.
- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of the device itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
  these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in
  parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in ⊠ 74, keeping R<sub>G</sub> close to the pins minimizes parasitic capacitance.
- Keep the traces as short as possible.



## 10.2 Layout Example



Copyright © 2017, Texas Instruments Incorporated

### 図 74. Example Schematic and Associated PCB Layout



# 11 デバイスおよびドキュメントのサポート

# 11.1 ドキュメントのサポート

# 11.1.1 関連資料

関連資料については、以下を参照してください。

- 『REF50xx 低ノイズ、超低ドリフト係数、高精度基準電圧』
- 『OPA191 低消費電力、高精度、36V、e-trim CMOSアンプ』
- 『SPICE ベースのアナログ・シミュレーション・プログラム』
- 『計測アンプの入力同相範囲を計算』

# 11.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通 知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の 詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

# 11.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ TIのE2E(Engineer-to-Engineer)コミュニティ。エンジニア間の共同作 業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有 し、アイディアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることが できます。技術サポート用の連絡先情報も参照できます。

## 11.4 商標

E2E is a trademark of Texas Instruments.

Bluetooth is a registered trademark of Bluetooth SIG, Inc. PhotoMOS is a registered trademark of Panasonic Electric Works Europe AG. All other trademarks are the property of their respective owners.

## 11.5 静電気放電に関する注意事項

すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。



静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感 であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



# **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
INA828ID	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA828
INA828ID.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA828
INA828IDG4	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA828
INA828IDG4.B	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA828
INA828IDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA828
INA828IDR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA828

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

17-Jun-2025



# TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA828IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

25-Jul-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA828IDR	SOIC	D	8	2500	353.0	353.0	32.0

# TEXAS INSTRUMENTS

www.ti.com

25-Jul-2025

# TUBE



# - B - Alignment groove width

### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
INA828ID	D	SOIC	8	75	506.6	8	3940	4.32
INA828ID.B	D	SOIC	8	75	506.6	8	3940	4.32
INA828IDG4	D	SOIC	8	75	506.6	8	3940	4.32
INA828IDG4.B	D	SOIC	8	75	506.6	8	3940	4.32

# D0008A



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated