



INA301-Q1

JAJSNR9B - APRIL 2016 - REVISED APRIL 2022

# INA301-Q1、36V、車載用、高速、ゼロドリフト、電圧出力、 高速、過電流保護コンパレータ搭載電流シャント・モニタ

# 1 特長

- 車載アプリケーション認定済み
- 下記内容で AEC-Q100 認定済み:
  - デバイス温度グレード 1:-40℃~+125℃の動作 時周囲温度範囲
  - デバイス HBM ESD 分類レベル 2
  - デバイス CDM ESD 分類レベル C6
- 機能安全対応

**TEXAS** 

Instruments

- 機能安全システムの設計に役立つ資料を利用可 能
- 広い同相入力範囲:0V~36V
- デュアル出力:アンプ/コンパレータ出力
- 高精度アンプ:
  - オフセット電圧:35µV (最大値)
  - オフセット電圧ドリフト:0.5µV/℃以下
  - ゲイン誤差:0.1%(最大値)
  - ゲインの温度特性:10ppm/℃
- アンプ・ゲインを選択可能:
  - INA301A1-Q1:20V/V
  - INA301A2-Q1:50V/V
  - INA301A3-Q1:100V/V
- 1 つの抵抗で設定するプログラマブルなアラート・スレ ッショルド
- アラート応答時間の合計:1µs
- 透過モードとラッチ・モードの両方のオープン・ドレイン
- パッケージ:VSSOP-8

# 2 アプリケーション

- ソレノイド制御
- ローサイド・モーター監視
- 電動パワー・ステアリング
- パワー・シート
- パワー・ウィンドウ
- 車体制御モジュール
- 電子制御ユニット
- 過電流保護
- eFuse

### 3 概要

INA301-Q1 には、大きい同相電圧の、電流センシング・ アンプと、高速コンパレータの両方が搭載されています。 コンパレータは、電流センシングまたは電流シャント抵抗 の両端に発生する電圧を測定し、その電圧と、コンパレー タの基準ピンにより設定される定義済みのスレッショルド制 限とを比較して、過電流保護を実現するよう構成されてい ます。このデバイスは、外付けの制限設定抵抗 1 つで、ス レッショルド範囲を設定できます。この電流シャント・モニタ は、電源電圧にかかわらず、OV から 36V まで変動する同 相電圧上で差動電圧信号を測定できます。


オープン・ドレインのアラート出力があり、透過モード (出力 ステータスが入力状態に従う) またはラッチ・モード (ラッチ がリセットされたときにアラート出力がクリアされる)で動作 するよう構成できます。デバイスのアラートの応答時間は 1µs 未満で、過電流イベントを迅速に検出できます。

このデバイスは 2.7V~5.5V の単一電源で動作し、最大 消費電流は 700µA です。このデバイスは、拡張動作温度 範囲の -40℃~+125℃で動作が規定されており、8 ピン の VSSOP パッケージで供給されます。

### 製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
INA301-Q1	VSSOP (8)	3.00mm × 3.00mm

(1) 利用可能なパッケージについては、データシートの末尾にあるパ ッケージ・オプションについての付録を参照してください。



代表的なアプリケーション



# **Table of Contents**

1 特長	1	8 Applications and Implementation	19
2アプリケーション		8.1 Application Information	19
3 概要		8.2 Typical Application	23
4 Revision History		9 Power Supply Recommendations	25
5 Pin Configuration and Functions		10 Layout	25
6 Specifications		10.1 Layout Guidelines	25
6.1 Absolute Maximum Ratings		10.2 Layout Example	26
6.2 ESD Ratings		11 Device and Documentation Support	27
6.3 Recommended Operating Conditions		11.1 Documentation Support	<mark>27</mark>
6.4 Thermal Information		11.2 Receiving Notification of Documentation U	pdates 27
6.5 Electrical Characteristics		11.3 サポート・リソース	<mark>27</mark>
6.6 Typical Characteristics		11.4 Trademarks	<mark>27</mark>
7 Detailed Description		11.5 Electrostatic Discharge Caution	<mark>27</mark>
7.1 Overview		11.6 Glossary	<mark>27</mark>
7.2 Functional Block Diagram		12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	<mark>27</mark>
7.4 Device Functional Modes			

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision A (June 2016) to Revision B (April 2022)	Page
・機能安全の情報を追加	1
Changed the Power Supply Recommendations section	
Changes from Revision * (April 2016) to Revision A (June 2016)	Page
・ 「製品プレビュー」から「量産データ」に変更	1



# **5 Pin Configuration and Functions**




図 5-1. DGK Package 8-Pin VSSOP Top View

# 表 5-1. Pin Functions

PIN		1/0	DESCRIPTION	
NO.	NAME	1/0	DESCRIP HON	
1	VS	Analog	Power supply, 2.7 V to 5.5 V	
2	OUT	Analog output	Output voltage	
3	LIMIT	Analog input	Alert threshold limit input; see the セクション 7.3.2 section for details on setting the limit threshold.	
4	GND	Analog	Ground	
5	RESET	Digital input	Transparent or latch mode selection input	
6	ALERT	Digital output	Overlimit alert, active-low, open-drain output	
7	IN-	Analog input	Negative voltage input. Connect to load side of the shunt resistor.	
8	IN+	Analog input	Positive voltage input. Connect to supply side of the shunt resistor.	



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage, V <sub>S</sub>			6	V
Amalan innuts (INL INL)	Differential (V <sub>IN+</sub> ) – (V <sub>IN</sub> –) <sup>(2)</sup>	-40	40	
Analog inputs (IN+, IN–)	Common-mode <sup>(3)</sup>	GND - 0.3	40	V
Analog input	LIMIT pin	GND - 0.3	$(V_S) + 0.3$	V
Analog output	OUT pin	GND - 0.3	$(V_S) + 0.3$	V
Digital input	RESET pin	GND - 0.3	$(V_S) + 0.3$	V
Digital output	ALERT pin	GND - 0.3	6	V
Operating temperature, T <sub>A</sub>		-55	150	°C
Junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

# 6.2 ESD Ratings

			VALUE	UNIT
\/ Flastractatic discharge		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ES</sub>	D) Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	<b>V</b>

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CM</sub>	Common-mode input voltage		12		V
V <sub>S</sub>	Operating supply voltage	2.7	5	5.5	V
T <sub>A</sub>	Operating free-air temperature	-40		125	°C

### 6.4 Thermal Information

		INA301-Q1	
	THERMAL METRIC(1)	DGK (VSSOP)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	161.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	62.3	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	81.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	6.8	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	80	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback

<sup>(2)</sup> V<sub>IN+</sub> and V<sub>IN-</sub> are the voltages at the IN+ and IN- pins, respectively.

<sup>(3)</sup> Input voltage can exceed the voltage shown without causing damage to the device if the current at that pin is limited to 5 mA.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# **6.5 Electrical Characteristics**

at  $T_A = 25^{\circ}C$ ,  $V_{SENSE} = V_{IN+} - V_{IN-} = 10$  mV,  $V_S = 5$  V,  $V_{IN+} = 12$  V, and  $V_{LIMIT} = 2$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
V <sub>CM</sub>	Common-mode input voltage range		0		36	V
		$V_{IN} = V_{IN+} - V_{IN-}$ , INA301A1-Q1	0		250	
V <sub>IN</sub>	Differential input voltage range	$V_{IN} = V_{IN+} - V_{IN-}$ , INA301A2-Q1	0		100	mV
		$V_{IN} = V_{IN+} - V_{IN-}$ , INA301A3-Q1	0		50	
		INA301A1-Q1, V <sub>IN+</sub> = 0 V to 36 V, T <sub>A</sub> = -40°C to +125°C	100	110		
CMR	Common-mode rejection	INA301A2-Q1, V <sub>IN+</sub> = 0 V to 36 V, T <sub>A</sub> = -40°C to +125°C	106	118		dB
		INA301A3-Q1, V <sub>IN+</sub> = 0 V to 36 V, T <sub>A</sub> = -40°C to +125°C	110	120		
		INA301A1-Q1		±25	±125	
Vos	Offset voltage, RTI <sup>(1)</sup>	INA301A2-Q1		±15	±50	μV
		INA301A3-Q1	,	±10	±35	
dV <sub>OS</sub> /dT	Offset voltage drift, RTI <sup>(1)</sup>	T <sub>A</sub> = -40°C to +125°C	,	0.1	0.5	μV/°C
PSRR	Power-supply rejection ratio	V <sub>S</sub> = 2.7 V to 5.5 V, V <sub>IN+</sub> = 12 V, T <sub>A</sub> = -40°C to +125°C		±0.1	±10	μV/V
I <sub>B</sub>	Input bias current	I <sub>B+</sub> , I <sub>B-</sub>		120		μA
I <sub>OS</sub>	Input offset current	V <sub>SENSE</sub> = 0 mV		±0.1		μA
OUTPUT						
		INA301A1-Q1		20		
G	Gain	INA301A2-Q1		50		V/V
		INA301A3-Q1		100		
		INA301A1-Q1, V <sub>OUT</sub> = 0.5 V to V <sub>S</sub> – 0.5 V		±0.03%	±0.1%	
		INA301A2-Q1, V <sub>OUT</sub> = 0.5 V to V <sub>S</sub> – 0.5 V		±0.05%	±0.15%	
	Gain error	INA301A3-Q1, V <sub>OUT</sub> = 0.5 V to V <sub>S</sub> – 0.5 V		±0.11%	±0.2%	
		T <sub>A</sub> = -40°C to 125°C		3	10	ppm/°C
	Nonlinearity error	V <sub>OUT</sub> = 0.5 V to V <sub>S</sub> – 0.5 V		±0.01%		
	Maximum capacitive load	No sustained oscillation		500		pF
VOLTAGE (	ОИТРИТ					
	Swing to V <sub>S</sub> power-supply rail	$R_L$ = 10 kΩ to GND, $T_A$ = -40°C to +125°C		V <sub>S</sub> - 0.05	V <sub>S</sub> - 0.1	V
	Swing to GND	$R_L$ = 10 k $\Omega$ to GND, $T_A$ = -40°C to +125°C		V <sub>GND</sub> + 20	V <sub>GND</sub> + 30	mV
FREQUEN	CY RESPONSE				-	
		INA301A1-Q1		550		
BW	Bandwidth	INA301A2-Q1		500		kHz
		INA301A3-Q1		450		
SR	Slew rate			4		V/µs
	<b>I</b> (1)					
NOISE, RT						




at  $T_A = 25$ °C,  $V_{SENSE} = V_{IN+} - V_{IN-} = 10$  mV,  $V_S = 5$  V,  $V_{IN+} = 12$  V, and  $V_{LIMIT} = 2$  V (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
COMPAR	RATOR				<u>'</u>	
	Total alert propagation delay	Input overdrive = 1 mV		0.75	1	μs
t <sub>p</sub>	Slew-rate-limited t <sub>p</sub>	V <sub>OUT</sub> step = 0.5 V to 4.5 V, V <sub>LIMIT</sub> = 4 V		1	1.5	
	limit threehold cutout current	T <sub>A</sub> = 25°C	79.7	80	80.3	
I <sub>LIMIT</sub>	Limit threshold output current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	79.2		80.8	μA
		INA301A1-Q1		1	3.5	
Vos	Comparator offset voltage	INA301A2-Q1		1	4	mV
		INA301A3-Q1		1.5	4.5	
		INA301A1-Q1		20		
$V_{HYS}$	Hysteresis	INA301A2-Q1		50		mV
		INA301A3-Q1		100		
V <sub>IH</sub>	High-level input voltage		1.4		6	V
V <sub>IL</sub>	Low-level input voltage		0		0.4	V
V <sub>OL</sub>	Alert low-level output voltage	I <sub>OL</sub> = 3 mA		70	300	mV
	ALERT pin leakage input current	V <sub>OH</sub> = 3.3 V		0.1	1	μA
	Digital leakage input current	$0 \le V_{IN} \le V_{S}$		1		μA
POWER:	SUPPLY				<u>'</u>	
	Quissant aurrent	V <sub>SENSE</sub> = 0 mV, T <sub>A</sub> = 25°C		500	650	
IQ	Quiescent current	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			700	μA


<sup>(1)</sup> RTI = referred-to-input.

# **6.6 Typical Characteristics**


























# 7 Detailed Description


### 7.1 Overview

The INA301-Q1 is a 36-V common-mode, zero-drift topology, current-sensing amplifier that can be used in both low-side and high-side configurations. These specially-designed, current-sensing amplifiers are able to accurately measure voltages developed across current-sensing resistors (also known as current-shunt resistors) on common-mode voltages that far exceed the supply voltage powering the device. Current can be measured on input voltage rails as high as 36 V, and the device can be powered from supply voltages as low as 2.7 V. The device can also withstand the full 36-V common-mode voltage at the input pins when the supply voltage is removed without causing damage.

The zero-drift topology enables high-precision measurements with maximum input offset voltages as low as  $35~\mu V$  with a temperature contribution of only  $0.5~\mu V/^{\circ}C$  over the full temperature range of  $-40^{\circ}C$  to  $+125^{\circ}C$ . The low total offset voltage of the INA301-Q1 enables smaller current-sense resistor values to be used, and allows for a more efficient system operation without sacrificing measurement accuracy resulting from the smaller input signal.

The INA301-Q1 uses a single external resistor to allow for a simple method of setting the corresponding current threshold level for the device to use for out-of-range comparison. Combining the precision measurement of the current-sense amplifier and the onboard comparator enables an all-in-one overcurrent detection device. This combination creates a highly-accurate solution that is capable of fast detection of out-of-range conditions, and allows the system to take corrective actions to prevent potential component or system-wide damage.

# 7.2 Functional Block Diagram




# 7.3 Feature Description

### 7.3.1 Alert Output ( ALERT Pin)

The device  $\overline{ALERT}$  pin is an active-low, open-drain output that is designed to be pulled low when the input conditions are detected to be out-of-range. Add a 10-k $\Omega$  pullup resistor from  $\overline{ALERT}$  pin to the supply voltage. This open-drain pin can be pulled up to a voltage beyond the V<sub>S</sub> supply voltage, but must not exceed 5.5 V.

☑ 7-1 shows the alert output response of the internal comparator. When the output voltage of the amplifier is less than the voltage developed at the LIMIT pin, the comparator output is in the default high state. When the amplifier output voltage exceeds the threshold voltage set at the LIMIT pin, the comparator output becomes active and pulls low. This active low output indicates that the measured signal at the amplifier input has exceeded the programmed threshold level, indicating an overcurrent or out-of-range condition has occurred.



☑ 7-1. Overcurrent Alert Response

#### 7.3.2 Current-Limit Threshold

The INA301-Q1 determines if an overcurrent event is present by comparing the amplified measured voltage developed across the current-sensing resistor to the corresponding signal developed at the LIMIT pin. The threshold voltage for the LIMIT pin is set using a single external resistor, or by connecting an external voltage source to the LIMIT pin.

# 7.3.2.1 Resistor-Controlled Current Limit

The typical method for setting the limit threshold voltage is to connect a resistor from the LIMIT pin to ground. The value of this resistor,  $R_{LIMIT}$ , is chosen in order to create a corresponding voltage at the LIMIT pin equivalent to the output voltage,  $V_{OUT}$ , when the maximum desired load current is flowing through the current-sensing resistor. An internal 80- $\mu$ A current source is connected to the LIMIT pin to create a corresponding voltage used to compare to the amplifier output voltage, depending on the value of the  $R_{LIMIT}$  resistor.

In the equations from  $\frac{1}{8}$  7-1,  $V_{TRIP}$  represents the overcurrent threshold that the device is programmed to monitor, and  $V_{LIMIT}$  is the programmed signal set to detect the  $V_{TRIP}$  level.

表 7-1. Calculating the Threshold-Limit-Setting Resistor, R<sub>LIMIT</sub>

	PARAMETER	EQUATION
V <sub>TRIP</sub>	V <sub>OUT</sub> at the desired-current trip value	I <sub>LOAD</sub> × R <sub>SENSE</sub> x Gain
V	Threshold limit voltage	V <sub>LIMIT</sub> = V <sub>TRIP</sub>
V <sub>LIMIT</sub>	Threshold little voltage	I <sub>LIMIT</sub> × R <sub>LIMIT</sub>
R <sub>LIMIT</sub>	Threshold limit-setting resistor value	V <sub>LIMIT</sub> / I <sub>LIMIT</sub>
LIMIT	Threshold little-setting resistor value	V <sub>LIMIT</sub> / 80 μA

Submit Document Feedback

### 7.3.2.1.1 Resistor-Controlled, Current-Limit Example

If the current level indicating an out-of-range condition is present is 20 A, and the current-sense resistor value is 10 mΩ, then the input threshold signal is 200 mV. The INA301A1-Q1 has a gain of 20, therefore, the resulting output voltage at the 20-A input condition is 4 V. The value for  $R_{LIMIT}$  is selected to allow the device to detect to this 20-A threshold, indicating an overcurrent event occurred. When the INA301-Q1 detects this out-of-range condition, the  $\overline{ALERT}$  pin asserts and pulls low. For this example,  $\frac{1}{8}$  7-2 lists the calculated value of  $R_{LIMIT}$  required to detect a 4-V level as 50 kΩ.

表 7-2. Example of Calculating the Limit Threshold Setting Resistor, R<sub>LIMIT</sub>

	PARAMETER	EQUATION
V <sub>TRIP</sub>	V <sub>OUT</sub> at the desired current trip value	$I_{LOAD} \times R_{SENSE} \times Gain$ $\downarrow$ 20 A x 10 mΩ x 20 V/V = 4 V
V <sub>LIMIT</sub>	Threshold limit voltage	V <sub>LIMIT</sub> = V <sub>TRIP</sub>
LIMIT		I <sub>LIMIT</sub> × R <sub>LIMIT</sub>
R <sub>LIMIT</sub>	Threshold limit-setting resistor value	V <sub>LIMIT</sub> / I <sub>LIMIT</sub> ↓ 4 V / 80 μA = 50 kΩ

### 7.3.2.2 Voltage-Source-Controlled Current Limit

Another method for setting the limit voltage is to connect the LIMIT pin to a programmable digital-to-analog converter (DAC) or other external voltage source. The benefit of this method is the ability to adjust the current-limit threshold to account for different threshold voltages that are used for different system operating conditions. For example, this method can be used in a system that has one current-limit threshold level that must be monitored during a power-up sequence, but different threshold levels that must be monitored during other system operating modes.

In  $\gtrsim$  7-3,  $V_{TRIP}$  represents the overcurrent threshold that the device is programmed to monitor, and  $V_{SOURCE}$  is the programmed signal set to detect the  $V_{TRIP}$  level.

表 7-3. Calculating the Limit Threshold Voltage Source, V<sub>SOURCE</sub>

	PARAMETER	EQUATION
V <sub>TRIP</sub>	V <sub>OUT</sub> at the desired current trip value	I <sub>LOAD</sub> × R <sub>SENSE</sub> × Gain
V <sub>SOURCE</sub>	Threshold limit voltage	V <sub>SOURCE</sub> = V <sub>TRIP</sub>

### 7.3.3 Hysteresis

The onboard comparator in the INA301-Q1 reduces the possibility of oscillations in the alert output when the measured signal level is near the overlimit threshold level because of noise. When the output voltage ( $V_{OUT}$ ) exceeds the voltage developed at the LIMIT pin, the  $\overline{ALERT}$  pin is asserted and pulls low. The output voltage must drop below the LIMIT pin threshold voltage by the gain-dependent hysteresis level for the  $\overline{ALERT}$  pin to deassert and return to the nominal high state (see  $\boxtimes$  7-2).






図 7-2. Typical Comparator Hysteresis

### 7.4 Device Functional Modes

#### 7.4.1 Alert Mode

The device has two output operating modes, transparent and latched, that are selected based on the RESET pin setting. These modes change how the ALERT pin responds following an alert when the overcurrent condition is removed.

### 7.4.1.1 Transparent Output Mode

The device is set to transparent mode when the RESET pin is pulled low, thus allowing the output alert state to change and follow the input signal with respect to the programmed alert threshold. For example, when the differential input signal rises above the alert threshold, the ALERT output pin is pulled low. As soon as the differential input signal drops below the alert threshold, the output returns to the default high-output state. A common implementation using the device in transparent mode is to connect the ALERT pin to a hardware interrupt input on a microcontroller. As soon as an overcurrent condition is detected and the ALERT pin is pulled low, the hardware interrupt input detects the output-state change, and the microcontroller can begin to make changes to the system operation required to address the overcurrent condition. Under this configuration, the ALERT pin transition from high to low is captured by the microcontroller so that the output can return to the default high state when the overcurrent event is removed.

### 7.4.1.2 Latch Output Mode

Some applications do not have the functionality available to continuously monitor the state of the output ALERT pin to detect an overcurrent condition as described in the *Transparent Output Mode* section. A typical example of this application is a system that is only able to poll the ALERT pin state periodically to determine if the system is functioning correctly. If the device is set to transparent mode in this type of application, the state change of the ALERT pin might be missed when ALERT is pulled low to indicate an out-of-range event, if the out-of-range condition does not appear during one of these periodic polling events. Latch mode is specifically intended to accommodate these applications.


The INA301-Q1 is placed into the corresponding output modes based on the signal connected to RESET (see  $\frac{1}{2}$  7-4). The difference between latch mode and transparent mode is how the  $\frac{1}{2}$  pin responds when an overcurrent event ends. In transparent mode (RESET = low), when the differential input signal drops below the limit threshold level after the  $\frac{1}{2}$  pin asserts because of an overcurrent event, the  $\frac{1}{2}$  pin state returns to the default high setting to indicate that the overcurrent event has ended.

表 7-4. Output Mode Settings

OUTPUT MODE	RESET PIN SETTING
Transparent mode	RESET = low
Latch mode	RESET = high

In latch mode (RESET = high), when an overlimit condition is detected and the ALERT pin is pulled low, the ALERT pin does not return to the default high state when the differential input signal drops below the alert threshold level. In order to clear the alert, pull the RESET pin low for at least 100 ns. Pulling the RESET pin low allows the ALERT pin to return to the default high level, provided that the differential input signal has dropped below the alert threshold. If the input signal is still greater than the threshold limit when the RESET pin is pulled low, the ALERT pin remains low. When the alert condition is detected by the system controller, the RESET pin can be set back to high in order to place the device back in latch mode.

The latch and transparent modes represented in  $\boxtimes$  7-3 show that when  $V_{IN}$  drops back below the  $V_{LIMIT}$  threshold for the first time, the RESET pin is pulled high. With the RESET pin is pulled high, the device is set to latch mode, so that the  $\overline{ALERT}$  pin output state does not return high when the input signal drops below the  $V_{LIMIT}$  threshold. Only when the RESET pin is pulled low does the  $\overline{ALERT}$  pin return to the default high level, thus indicating that the input signal is below the limit threshold. When the input signal drops below the limit threshold for the second time, the RESET pin is already pulled low. The device is set to transparent mode at this point and the  $\overline{ALERT}$  pin is pulled back high as soon as the input signal drops below the alert threshold.



☑ 7-3. Transparent Mode vs. Latch Mode

# 8 Applications and Implementation

#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 8.1 Application Information

The INA301-Q1 enables easy configuration to detect overcurrent conditions in an application. This device is individually targeted towards unidirectional overcurrent detection of a single threshold. However, this device can also be paired with additional INA301-Q1 devices and circuitry to create more complex monitoring functional blocks.

## 8.1.1 Selecting a Current-Sensing Resistor

The INA301-Q1 measures the differential voltage developed across a resistor when current flows through the component in order to determine if the current being monitored exceeds a defined limit. This resistor is commonly referred to as a *current-sensing resistor* or a *current-shunt resistor*, with each term commonly used interchangeably. The flexible design of this device allows for measuring a wide differential input signal range across the current-sensing resistor.

Selecting the value of this current-sensing resistor is primarily based on two factors: the required accuracy of the current measurement, and the allowable power dissipation across the current-sensing resistor. Larger voltages developed across this resistor allow for more accurate measurements to be made. Amplifiers have fixed internal errors that are largely dominated by the inherent input offset voltage. When the input signal decreases, these fixed internal amplifier errors become a larger portion of the measurement and increase the uncertainty in the measurement accuracy. When the input signal increases, the measurement uncertainty is reduced because the fixed errors are a smaller percentage of the signal being measured. Therefore, the use of larger-value, current-sensing resistors inherently improves measurement accuracy.

However, a system design trade-off must be evaluated through the use of larger input signals that improve measurement accuracy. Increasing the current sense resistor value results in an increase in power dissipation across the current-sensing resistor, and also increases the differential voltage developed across the resistor when current passes through the component. This increase in voltage across the resistor increases the power that the resistor must be able to dissipate. Decreasing the value of the current-shunt resistor reduces the power dissipation requirements of the resistor, but increases the measurement errors resulting from the decreased input signal. Selecting the optimal value for the shunt resistor requires factoring both the accuracy requirement for the specific application, and the allowable power dissipation of this component.

Low-ohmic-value resistors enable large currents to be accurately monitored with the INA301-Q1. An increasing number of very low-ohmic-value resistors are becoming more widely available, with values of 200  $\mu\Omega$  and less, and power dissipations of up to 5 W.

### 8.1.1.1 Selecting a Current-Sensing Resistor Example

In this example, the trade-offs involved in selecting a current-sensing resistor are described. This example requires 2.5% accuracy for detecting a 10-A overcurrent event, with only 250 mW of allowable power dissipation across the current-sensing resistor at the full-scale current level. Although the maximum power dissipation is defined as 250 mW, a lower dissipation is preferred in order to improve system efficiency. Some initial assumptions are made that are used in this example:

- the limit-setting resistor (R<sub>LIMIT</sub>) is a 1% component
- the maximum tolerance specification for the internal threshold setting current source (0.5%) is used

Given the total error budget of 2.5%, up to 1% of error is available to be attributed to the measurement error of the device under these conditions.

As shown in  $\[ \pm \]$  8-1, the maximum value calculated for the current-sensing resistor with these requirements is 2.5 m $\[ \Omega \]$ . Although this value satisfies the maximum power dissipation requirement of 250 mW, headroom is available from the 2.5% maximum total overcurrent detection error in order to reduce the value of the current-sensing resistor, and reduce the power dissipation further. Selecting a 1.5-m $\[ \Omega \]$ , current-sensing resistor value offers a good tradeoff for reducing the power dissipation in this scenario by approximately 40% while still remaining within the accuracy region.

表 8-1. Calculating the Current-Sensing Resistor, R<sub>SENSE</sub>

	PARAMETER	EQUATION	VALUE	UNIT
I <sub>MAX</sub>	Maximum current		10	Α
P <sub>D_MAX</sub>	Maximum allowable power dissipation		250	mW
R <sub>SENSE_MAX</sub>	Maximum allowable R <sub>SENSE</sub>	P <sub>D_MAX</sub> / I <sub>MAX</sub> <sup>2</sup>	2.5	mΩ
V <sub>OS</sub>	Offset voltage		150	μV
V <sub>OS_ERROR</sub>	Initial offset voltage error	(V <sub>OS</sub> / (R <sub>SENSE_MAX</sub> × I <sub>MAX</sub> ) × 100	0.6%	
E <sub>G</sub>	Gain error		0.25%	
ERROR <sub>TOTAL</sub>	Total measurement error	$\sqrt{(V_{OS\_ERROR}^2 + E_G^2)}$	0.65%	
	Allowable current threshold accuracy		2.5%	
ERROR <sub>INITIAL</sub>	Initial threshold error	I <sub>LIMIT</sub> Tolerance + R <sub>LIMIT</sub> Tolerance	1.5%	
ERROR <sub>AVAILABLE</sub>	Maximum allowable measurement error	Maximum Error – ERROR <sub>INITIAL</sub>	1%	
V <sub>OS_ERROR_MAX</sub>	Maximum allowable offset error	√(ERROR <sub>AVAILABLE</sub> <sup>2</sup> – E <sub>G</sub> <sup>2</sup> )	0.97%	
V <sub>DIFF_MIN</sub>	Minimum differential voltage	V <sub>OS</sub> / V <sub>OS_ERROR_MAX (1%)</sub>	15	mV
R <sub>SENSE_MIN</sub>	Minimum sense resistor value	V <sub>DIFF_MIN</sub> / I <sub>MAX</sub>	1.5	mΩ
P <sub>D_MIN</sub>	Minimum power dissipation	R <sub>SENSE_MIN</sub> × I <sub>MAX</sub> <sup>2</sup>	150	mW

Product Folder Links: INA301-Q1

### 8.1.2 Input Filtering

External system noise can significantly affect the ability of a comparator to accurately measure and detect whether input signals exceed the reference threshold levels and reliably indicate overrange conditions. The most obvious effect that external noise has on the operation of a comparator is to cause a false-alert condition. If a comparator detects a large noise transient coupled into the signal, the device can easily interpret this transient as an overrange condition.

External filtering helps reduce the amount of noise that reaches the comparator, and thus reduce the likelihood of a false alert from occurring. The tradeoff to adding this noise filter is that the alert response time is increased because of the input signal being filtered along with the noise. 

8-1 shows the implementation of an input filter for the device.




図 8-1. Input Filter

Limiting the input resistance this filter is important because this resistance can have a significant affect on the input signal that reaches the device input pins because of the device input bias currents. A typical system implementation involves placing the current-sensing resistor very near the device so that the traces are very short and the trace impedance is very small. This layout helps reduce the ability of coupling additional noise into the measurement. Under these conditions, the characteristics of the input bias currents have minimal affect on device performance.

As illustrated in 🗵 8-2, the input bias currents increase in opposite directions when the differential input voltage increases. This increase results from a device design that allows common-mode input voltages to far exceed the device supply voltage range. With input filter resistors now placed in series with these unequal input bias currents, there are unequal voltage drops developed across these input resistors. The difference between these two voltage drops appears as an added signal that, in this case, subtracts from the voltage developed across the current-sensing resistor, thus reducing the signal that reaches the device input pins. Smaller-value input resistors reduce this effect of signal attenuation to allow for a more accurate measurement.




図 8-2. Input Bias Current vs. Differential Input Voltage

For example, with a differential voltage of 10 mV developed across a current-sensing resistor and using  $20-\Omega$  resistors, the differential signal that actually reaches the device is 9.85 mV. A measurement error of 1.5% is created as a result of these external input filter resistors. Use  $10-\Omega$  input filter resistors instead of the  $20-\Omega$  resistors to reduce this added error from 1.5% down to 0.75%.

### 8.1.3 INA301-Q1 Operation With Common-Mode Voltage Transients Greater Than 36 V

With a small amount of additional circuitry, the INA301-Q1 can be used in circuits subject to transients greater than 36 V. Use only Zener diodes or Zener-type transient absorbers (sometimes referred to as *transzorbs*). Any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors as a working impedance for the Zener diode, as shown in  $\boxtimes$  8-3. Keep these resistors as small as possible; preferably, 10  $\Omega$  or less. Larger values can be used, but with an additional induced error resulting from less signal reaching the device input pins. Because this circuit limits only short-term transients, many applications are satisfied with a 10- $\Omega$  resistor along with conventional Zener diodes of the lowest power rating available. This combination uses the least amount of board space. These diodes can be found in packages as small as SOT-523 or SOD-523.




図 8-3. Transient Protection

# 8.2 Typical Application

Although this device is only able to measure current through a current-sensing resistor flowing in one direction, a second INA301-Q1 can be used to create a bidirectional monitor (see 🗵 8-4).




図 8-4. Bidirectional Application

### 8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-2 as the input parameters.

表 8-2. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Supply voltage	3.3 V
Common-mode voltage	12 V
Voltage gain	100 V/V
Sense resistance	5 mΩ
Source-current swing	-2 A to +2 A
Voltage trip points	-1 A and +1 A

### 8.2.2 Detailed Design Procedure

First, reverse the input pins of the second INA301-Q1 across the current-sensing resistor. The second device is now able to detect current flowing in the other direction relative to the first device.

Then, select limit resistors to set the voltage trip points by using the equations in  $\frac{1}{2}$  7-1. For this application example, these equations give a value of 6.25 kΩ for both limit resistors.

Connect the outputs of each device to an AND gate in order to detect if either of the limit threshold levels are exceeded. 表 8-3shows that the output of the AND gate is high if neither overcurrent limit thresholds are exceeded. A low output state of the AND gate indicates that either the positive overcurrent limit or the negative overcurrent limit are surpassed.

表 8-3. Bidirectional Overcurrent Output Status

OCP STATUS	OUTPUT
OCP+	0
OCP-	0
No OCP	1

### 8.2.3 Application Curve

⊠ 8-5 shows two INA301-Q1 devices being used in a bidirectional configuration and an output control circuit to detect if one of the two alerts is exceeded.




図 8-5. Bidirectional Application Curve

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



# 9 Power Supply Recommendations

The device input circuitry accurately measures signals on common-mode voltages beyond the power-supply voltage,  $V_S$ . For example, the voltage applied to the VS power-supply pin can be 5 V, whereas the load power-supply voltage being monitored ( $V_{CM}$ ) can be as high as 36 V. At power up, for applications where the common-mode voltage ( $V_{CM}$ ) slew rate is greater than 6 V/µs with a final common-mode voltage greater than 20 V, TI recommends that the  $V_S$  supply be present before  $V_{CM}$ . If the use case requires  $V_{CM}$  to be present before  $V_S$  with  $V_{CM}$  under these same slewing conditions, then a 331- $\Omega$  resistor must be added between the  $V_S$  supply and the  $V_S$  pin bypass capacitor.

Power-supply bypass capacitors are required for stability and must be placed as close as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.1 µF. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.

During slow power-up events, current flow through the sense resistor or voltage applied to the REF pin can result in the output voltage momentarily exceeding the voltage at the LIMITx pins, resulting in an erroneous indication of an out-of-range event on the ALERTx output. When powering the device with a slow ramping power rail where an input signal is already present, all alert indications should be disregarded until the supply voltage has reached the final value.


# 10 Layout

### 10.1 Layout Guidelines

- Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The
  recommended value of this bypass capacitor is 0.1 µF. Add more decoupling capacitance to compensate for
  noisy or high-impedance power supplies.
- Connect R<sub>LIMIT</sub> to the ground pin as directly as possible to limit additional capacitance on this node. If
  possible, route this connection to the same plane in order to avoid vias to internal planes. If the connection
  cannot be routed on the same plane and must pass through vias, make sure that a path is routed from R<sub>LIMIT</sub>
  back to the ground pin, and that R<sub>LIMIT</sub> is not simply connected directly to a ground plane.
- Pull up the open-drain output pin to the supply voltage rail through a 10-kΩ pullup resistor.



# 10.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

Connect the limit resistor directly to the GND pin.

図 10-1. Recommended Layout

# 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

INA301EVM User Guide (SBOU154)

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

## 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
INA301A1QDGKRQ1	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGG6
INA301A1QDGKRQ1.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGG6
INA301A1QDGKTQ1	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGG6
INA301A1QDGKTQ1.B	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGG6
INA301A2QDGKRQ1	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGK6
INA301A2QDGKRQ1.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGK6
INA301A2QDGKTQ1	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGK6
INA301A2QDGKTQ1.B	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGK6
INA301A3QDGKRQ1	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGJ6
INA301A3QDGKRQ1.B	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGJ6
INA301A3QDGKTQ1	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGJ6
INA301A3QDGKTQ1.B	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZGJ6

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF INA301-Q1:

Catalog: INA301


NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

www.ti.com 21-Jan-2022

# TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	N	Overall width of the carrier tape
F	21	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA301A1QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA301A1QDGKTQ1	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA301A2QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA301A2QDGKTQ1	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA301A3QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA301A3QDGKTQ1	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 21-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA301A1QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA301A1QDGKTQ1	VSSOP	DGK	8	250	366.0	364.0	50.0
INA301A2QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA301A2QDGKTQ1	VSSOP	DGK	8	250	366.0	364.0	50.0
INA301A3QDGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA301A3QDGKTQ1	VSSOP	DGK	8	250	366.0	364.0	50.0



SMALL OUTLINE PACKAGE



### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated