













INA270, INA271

JAJSEI7E - FEBRUARY 2007 - REVISED JANUARY 2018

# INA27x 電圧出力、単方向測定電流シャント・モニタ

## 1 特長

広い同相範囲: -16V~+80V

CMRR: 120dB

精度

オフセット±0.5mV (標準値) ゲイン誤差±0.2% (標準値) オフセット・ドリフト係数2.5μV/℃ (標準値) ゲイン・ドリフト係数50ppm/℃ (最大値)

- 帯域幅: 最大130kHz
- 2つのゲイン・オプションを利用可能 14V/V (INA270) 20V/V (INA271)
- 静止電流: 700μA (標準値)
- 電源: +2.7V~+18V
- フィルタリング用の機構

## 2 アプリケーション

- 電源管理
- 車載用
- 通信機器
- ノートブック・コンピュータ
- バッテリ充電器
- 携帯電話
- 溶接機器

## 3 概要

INA270およびINA271ファミリの電圧出力、電流検出アンプは、電源電圧にかかわらず-16V~+80Vの同相電圧において、シャント抵抗の両端の降下を検出できます。 INA270およびINA271のピンは、すぐにフィルタリングが可能なよう配置されています。

INA270およびINA271には、14V/Vと20V/Vの2つのゲイン・オプションがあります。帯域幅は130kHzで、電流制御ループを簡単に使用できます。


INA270およびINA271は単一の+2.7V~+18Vの電源で動作し、消費電流は700µA (標準値)です。これらのデバイスは-40℃~+125℃の拡張動作温度範囲で動作が規定されており、SOIC-8パッケージで供給されます。

## 製品情報(1)

型番	パッケージ	本体サイズ(公称)
INA27x	SOIC (8)	4.90mm×3.91mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

## 概略回路図



Page

Page



	٠,
П	
	I

1	特長1		8.4 Device Functional Modes	12
2	アプリケーション1	9	Application and Implementation	15
3	概要1		9.1 Application Information	15
4	改訂履歴		9.2 Typical Application	15
5	Device Comparison Table	10	Power Supply Recommendations	17
6	Pin Configuration and Functions		10.1 Shutdown	17
7	Specifications	11	Layout	18
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	18
	7.2 ESD Ratings		11.2 Layout Example	18
	7.3 Recommended Operating Conditions	12	, 1, 4,00,01 (1, ), 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	
	7.4 Thermal Information		12.1 ドキュメントのサポート	
	7.5 Electrical Characteristics5		12.2 関連リンク	
	7.6 Typical Characteristics		12.3 コミュニティ・リソース	19
8	Detailed Description 10		12.4 商標	19
-	8.1 Overview 10		12.5 静電気放電に関する注意事項	19
	8.2 Functional Block Diagram 10		12.6 Glossary	19
	8.3 Feature Description	13	メカニカル、パッケージ、および注文情報	19

# 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision D (November 2014) から Revision E に変更

•	ページ1の図にタイトルを追加 Updated <i>ESD Rating</i> s table to current standards	1
•	Changed Figure 16: changed op amp input to BUF IN pin from negative to positive	
<u>.</u>	「コミュニティ・リソース」セクションを追加	19
R	evision C (May 2010) から Revision D に変更	Page
•	最新のデータシート標準に合わせてフォーマットを変更	1
•	「取り扱い定格」、「ピンの説明」、「推奨動作条件」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1
•	「特長」の「精度」および「静止電流」箇条書き項目を変更: 最大値の仕様および値を標準値に変更	
•	「特長」の箇条書きで「2つのゲイン・オプションを利用可能」の表現を変更	1
•	「概要」セクションを明確化のため修正	1
•	「製品情報」表を追加	1
•	Deleted Ordering Information table	3
•	Changed Input, Full-Scale Input Voltage parameter conditions in Electrical Characteristics table	5
•	Changed title of First- or Second-Order Filtering section	12
•	Changed title of Power Supply Recommendations section	17


•	Corrected Figure 17 y-axis	14
•	Corrected Figure 18 y-axis	14



# 5 Device Comparison Table

DEVICE	GAIN
INA270	14 V/V
INA271	20 V/V

# 6 Pin Configuration and Functions



NOTE (1): NC denotes no internal connection.

### **Pin Functions**

P	PIN		DESCRIPTION
NAME NO.		I/O	DESCRIPTION
BUF IN	4	Analog input	Connect to output of filter from PRE OUT
GND	2	Analog	Ground
IN-	1	Analog input	Connect to load side of shunt resistor
IN+	8	Analog input	Connect to supply side of shunt resistor
NC	7	_	Connect to ground
OUT	5	Analog output	Output voltage
PRE OUT	3	Analog output	Connect to input of filter to BUF IN
V+	6	Analog input	Power supply, +2.7 V to +18 V

# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage (V <sub>S</sub> )			+18	V
Analog inpute \/ \/ .	Differential, (V <sub>IN+</sub> ) – (V <sub>IN-</sub> )	-18	+18	V
Analog inputs, V <sub>IN+</sub> , V <sub>IN</sub> _:	Common-mode	-16	+80	V
Analog output: OUT and PRE OUT pins		GND - 0.3	(V+) + 0.3	V
Input current into any pin			5	mA
Operating temperature		<b>-</b> 55	+150	°C
Junction temperature			+150	°C
Storage temperature, T <sub>stg</sub>		-65	+150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



## 7.2 ESD Ratings

				VALUE	UNIT
,	.,	Clastrostatia diasharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3000	V
'	V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{CM}$	Common-mode input voltage	-16	12	80	V
Vs	Operating supply voltage	2.7	5	18	V
T <sub>A</sub>	Operating free-air temperature	-40		125	°C

### 7.4 Thermal Information

		INA27x	
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	UNIT
		8 PINS	_
$R_{\theta JA}$	Junction-to-ambient thermal resistance	78.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	71.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	68.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	22.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	67.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### 7.5 Electrical Characteristics

At T<sub>A</sub> = +25°C, V<sub>S</sub> = +5 V, V<sub>CM</sub> = +12 V, V<sub>SENSE</sub> = 100 mV, and PRE OUT connected to BUF IN, unless otherwise noted.

	PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT							
V <sub>SENSE</sub>	Full-scale input vo	oltage	$V_{SENSE} = (V_{IN+}) - (V_{IN-})$		0.15 (\	√ <sub>S</sub> − 0.2) / Gain	V
V <sub>CM</sub>	Common-mode in	put range	$T_A = -40$ °C to +125°C	-16		+80	V
CMRR	Common-mode re	ejection ratio	V <sub>IN+</sub> = -16 V to +80 V	80	120		dB
	CMRR over temp	erature	$V_{IN+}$ = +12 V to +80 V, $T_A$ = -40°C to +125°C	100	120		dB
V <sub>OS</sub>	Offset voltage, RT	T <sup>(1)</sup>			±0.5	2.5	mV
	V <sub>OS</sub> over tempera	ture	$T_A = -40$ °C to +125°C			±3	mV
dV <sub>OS</sub> /dT	V <sub>OS</sub> vs temperatu	re	$T_A = -40$ °C to +125°C		2.5	20	μV/°C
PSR	V <sub>OS</sub> vs power-sup	ply	$V_S = +2.7 \text{ V to } +18 \text{ V}, V_{CM} = +18 \text{ V}, $ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		5	100	μV/V
I <sub>B</sub>	Input bias current	, V <sub>IN</sub> pin	$T_A = -40$ °C to +125°C		±8	±16	μА
I <sub>B</sub>	PRE OUT output impedance (2)				96		kΩ
	Buffer input bias of	current			-50		nA
	Buffer input bias o	current temperature			±0.03		nA/°C
OUTPUT	(V <sub>SENSE</sub> ≥ 20mV) <sup>(3)</sup>						
<u></u>	Gain	INA270 total gain			14		V/V
G	Gain	INA271 total gain			20		V/V
G <sub>BUF</sub>	Output buffer gain				2		V/V
	Total gain error		V <sub>SENSE</sub> = 20 mV to 100 mV		±0.2%	±1%	
	Total gain error O	ver temperature	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±2%	
	Total gain error vs	s temperature	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			50	ppm/°C
	Total output error	(4)			±0.75%	±2.2%	
	Total output error		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±1.0%	±3.0%	
	Nonlinearity error		V <sub>SENSE</sub> = 20 mV to 100 mV		±0.002%		
Ro	Output impedance	e, pin 5			1.5		Ω
	Maximum capacit	ive load	No sustained oscillation		10		nF
VOLTAGE	E OUTPUT <sup>(5)</sup> (R <sub>L</sub> = 1	0 kΩ to GND)					
	Swing to V+ power	er-supply rail	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$		(V+) - 0.05	(V+) - 0.2	V
	Swing to GND (6)		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	V	<sub>GND</sub> + 0.003	$V_{GND} + 0.05$	V
FREQUE	NCY RESPONSE						
BW	Bandwidth		C <sub>LOAD</sub> = 5 pF		130		kHz
	Phase margin		C <sub>LOAD</sub> < 10 nF		40		Degrees
SR	Slew rate				1		V/μs
t <sub>S</sub>	Settling time (1%)		$V_{SENSE}$ = 10 mV to 100 mV <sub>PP</sub> , $C_{LOAD}$ = 5 pF		2		μs

 <sup>(1)</sup> RTI means *Referred-to-Input*.
 (2) Initial resistor variation is ±30% with an additional –2200-ppm/°C temperature coefficient.

For output behavior when  $V_{SENSE}$  < 20 mV, see the *Accuracy Variations* as a *Result of V<sub>SENSE</sub>* and *Common-Mode Voltage* section. Total output error includes effects of gain error and  $V_{OS}$ .

See typical characteristic curve Output Swing vs Output Current and the Accuracy Variations as a Result of V<sub>SENSE</sub> and Common-Mode (5) Voltage section.

Ensured by design; not production tested.



# **Electrical Characteristics (continued)**


At  $T_A$  = +25°C,  $V_S$  = +5 V,  $V_{CM}$  = +12 V,  $V_{SENSE}$  = 100 mV, and PRE OUT connected to BUF IN, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
NOISE,	, RTI <sup>(1)</sup>					
en	Voltage noise density			40		nV/√ <del>Hz</del>
POWE	R SUPPLY					
Vs	Operating range	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	+2.7		+18	V
$I_Q$	Quiescent current	V <sub>OUT</sub> = 2 V		700	900	μΑ
	I <sub>Q</sub> over temperature	$V_{SENSE} = 0$ mV, $T_A = -40$ °C to +125°C		350	950	μΑ
TEMPE	RATURE RANGE				·	
	Specified temperature range		-40		+125	°C
	Operating temperature range		<b>–</b> 55		+150	°C
$\theta_{JA}$	Thermal resistance, SO-8			150		°C/W



## 7.6 Typical Characteristics


At  $T_A$  = +25°C,  $V_S$  = +12 V,  $V_{CM}$  = 12 V, and  $V_{SENSE}$  = 100 mV, unless otherwise noted.



# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

At  $T_A = +25$ °C,  $V_S = +12$  V,  $V_{CM} = 12$  V, and  $V_{SENSE} = 100$  mV, unless otherwise noted.







Figure 7. Positive Output Voltage Swing vs Output Current

Figure 8. Quiescent Current vs Output Voltage







Figure 9. Quiescent Current vs Common-Mode Voltage

Figure 10. Output Short-Circuit Current vs Supply Voltage







Figure 11. PRE OUT Output Resistance Production
Distribution

Figure 12. Buffer Gain vs Frequency



# **Typical Characteristics (continued)**

At  $T_A$  = +25°C,  $V_S$  = +12 V,  $V_{CM}$  = 12 V, and  $V_{SENSE}$  = 100 mV, unless otherwise noted.





## 8 Detailed Description


#### 8.1 Overview

The INA270 and INA271 family of current-shunt monitors with voltage output can sense drops across current shunts at common-mode voltages from -16 V to +80 V, independent of the supply voltage. The INA270 and INA271 pinouts readily enable filtering.

The INA270 and INA271 are available with two output voltage scales: 14 V/V and 20 V/V. The 130-kHz bandwidth simplifies use in current-control loops.

The INA270 and INA271 operate from a single +2.7-V to +18-V supply, drawing a maximum of 900  $\mu$ A of supply current. The devices are specified over the extended operating temperature range of -40°C to +125°C and are offered in an SOIC-8 package.

## 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 Basic Connection

Figure 15 shows the basic connection of the INA270 and INA271. Connect the input pins (IN+ and IN-) as closely as possible to the shunt resistor to minimize any resistance in series with the shunt resistance.

Power-supply bypass capacitors are required for stability. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise. Place minimum bypass capacitors of 0.01  $\mu$ F and 0.1  $\mu$ F in value close to the supply pins. Although not mandatory, an additional 10-mF electrolytic capacitor placed in parallel with the other bypass capacitors may be useful in applications with particularly noisy supplies.




Figure 15. INA270 Basic Connections

### 8.3.2 Selecting R<sub>S</sub>

The value chosen for the shunt resistor,  $R_S$ , depends on the application and is a compromise between small-signal accuracy and maximum permissible voltage loss in the measurement line. High values of  $R_S$  provide better accuracy at lower currents by minimizing the effects of offset, while low values of  $R_S$  minimize voltage loss in the supply line. For most applications, best performance is attained with an  $R_S$  value that provides a full-scale shunt voltage range of 50 mV to 100 mV. Maximum input voltage for accurate measurements is  $(V_S - 0.2)$  / Gain.

#### 8.3.3 Transient Protection

The -16-V to +80-V common-mode range of the INA270 and INA271 is ideal for withstanding automotive fault conditions ranging from 12-V battery reversal up to +80-V transients because no additional protective components are needed up to those levels. In the event that the INA270 and INA271 are exposed to transients on the inputs in excess of their ratings, external transient absorption with semiconductor transient absorbers (zeners or Transzorbs) are necessary.



## **Feature Description (continued)**

Use of MOVs or VDRs is not recommended except when they are used in addition to a semiconductor transient absorber. Select the transient absorber such that it never allows the INA270 and INA271 to be exposed to transients greater than 80 V (that is, allow for transient absorber tolerance, as well as additional voltage because of transient absorber dynamic impedance). Despite the use of internal zener-type ESD protection, the INA270 and INA271 are not suited to using external resistors in series with the inputs because the internal gain resistors can vary up to ±30%, but are tightly matched (if gain accuracy is not important, then resistors can be added in series with the INA270 and INA271 inputs with two equal resistors on each input).


#### 8.4 Device Functional Modes

### 8.4.1 First- or Second-Order Filtering

The output of the INA270 and INA271 is accurate within the output voltage swing range set by the power-supply pin, V+.

The INA270 and INA271 readily enable the inclusion of filtering between the preamp output and buffer input. Single-pole filtering can be accomplished with a single capacitor because of the  $96-k\Omega$  output impedance at PRE OUT on pin 3, as shown in Figure 16a.

The INA270 and INA271 readily lend themselves to second-order Sallen-Key configurations, as shown in Figure 16b. When designing these configurations consider that the PRE OUT 96-k $\Omega$  output impedance exhibits an initial variation of  $\pm 30\%$  with the addition of a -2200-ppm/°C temperature coefficient.



NOTE: Remember to use the appropriate buffer gain (INA270 = 1.4, INA271 = 2) when designing Sallen-Key configurations.

Figure 16. The INA270-INA271 can be Easily Connected for First- or Second-Order Filtering



## **Device Functional Modes (continued)**

### 8.4.2 Accuracy Variations as a Result of V<sub>SENSE</sub> and Common-Mode Voltage

The accuracy of the INA270 and INA271 current shunt monitors is a function of two main variables:  $V_{SENSE}$  ( $V_{IN+} - V_{IN-}$ ) and common-mode voltage ( $V_{CM}$ ) relative to the supply voltage,  $V_S$ .  $V_{CM}$  is expressed as ( $V_{IN+} + V_{IN-}$ ) / 2; however, in practice,  $V_{CM}$  is used as the voltage at  $V_{IN+}$  because the voltage drop across  $V_{SENSE}$  is usually small.

This section addresses the accuracy of these specific operating regions:

Normal Case 1:  $V_{SENSE} \ge 20$  mV,  $V_{CM} \ge V_{S}$ Normal Case 2:  $V_{SENSE} \ge 20$  mV,  $V_{CM} < V_{S}$ Low  $V_{SENSE}$  Case 1:  $V_{SENSE} < 20$  mV, -16 V  $\le V_{CM} < 0$ Low  $V_{SENSE}$  Case 2:  $V_{SENSE} < 20$  mV, 0 V  $\le V_{CM} \le V_{S}$ Low  $V_{SENSE}$  Case 3:  $V_{SENSE} < 20$  mV,  $V_{SENSE} < 80$  V

## 8.4.2.1 Normal Case 1: $V_{SENSE} \ge 20 \text{ mV}$ , $V_{CM} \ge V_{S}$

This region of operation provides the highest accuracy. Here, the input offset voltage is characterized and measured using a two-step method. First, the gain is determined by Equation 1.

$$G = \frac{V_{OUT1} - V_{OUT2}}{100mV - 20mV}$$

#### where

V<sub>OUT1</sub> = Output voltage with V<sub>SENSE</sub> = 100 mV and

• 
$$V_{OUT2}$$
 = Output voltage with  $V_{SENSE}$  = 20 mV. (1)

Then the offset voltage is measured at  $V_{SENSE} = 100$  mV and referred to the input (RTI) of the current shunt monitor, as shown in Equation 2.

$$V_{OS}RTI$$
 (Referred-To-Input) =  $\left[\frac{V_{OUT1}}{G}\right] - 100mV$  (2)

In the *Typical Characteristics*, the *Output Error vs Common-Mode Voltage* curve (Figure 6) shows the highest accuracy for the this region of operation. In this plot,  $V_S = 12 \text{ V}$ ; for  $V_{CM} \ge 12 \text{ V}$ , the output error is at its minimum. This case is also used to create the  $V_{SENSE} \ge 20 \text{ mV}$  output specifications in the *Electrical Characteristics* table.

### 8.4.2.2 Normal Case 2: $V_{SENSF} \ge 20 \text{ mV}$ , $V_{CM} < V_{S}$

This region of operation has slightly less accuracy than Normal Case 1 as a result of the common-mode operating area in which the device functions, as illustrated in the *Output Error vs Common-Mode Voltage* curve (Figure 6). As noted, for this graph  $V_S = 12 \text{ V}$ ; for  $V_{CM} < 12 \text{ V}$ , the output error increases when  $V_{CM}$  becomes less than 12 V, with a typical maximum error of 0.005% at the most negative  $V_{CM} = -16 \text{ V}$ .

8.4.2.3 Low 
$$V_{SENSE}$$
 Case 1:  $V_{SENSE}$  < 20 mV, -16 V  $\leq$   $V_{CM}$  < 0; and Low  $V_{SENSE}$  Case 3:  $V_{SENSE}$  < 20 mV,  $V_{S}$  <  $V_{CM}$   $\leq$  80 V

Although the INA270 family of devices are not designed for accurate operation in either of these regions, some applications are exposed to these conditions. For example, when monitoring power supplies that are switched on and off while  $V_S$  is still applied to the INA270 or INA271, knowing what the behavior of the devices is in these regions is important.



## **Device Functional Modes (continued)**

When  $V_{SENSE}$  approaches 0 mV, in these  $V_{CM}$  regions, the device output accuracy degrades. A larger-than-normal offset can appear at the current shunt monitor output with a typical maximum value of  $V_{OUT} = 60$  mV for  $V_{SENSE} = 0$  mV. When  $V_{SENSE}$  approaches 20 mV,  $V_{OUT}$  returns to the expected output value with accuracy as specified in the *Electrical Characteristics*. Figure 17 shows this effect using the INA271 (gain = 20).





Figure 17. Example For Low  $V_{SENSE}$  Cases 1 and 3 (INA271, Gain = 20)

## 8.4.2.4 Low $V_{SENSE}$ Case 2: $V_{SENSE}$ < 20 mV, 0 V $\leq$ $V_{CM} \leq$ $V_{S}$

This region of operation is the least accurate for the INA270 family. To achieve the wide input common-mode voltage range, these devices use two op amp front ends in parallel. One op amp front end operates in the positive input common-mode voltage range, and the other in the negative input region. For this case, neither of these two internal amplifiers dominates and overall loop gain is very low. Within this region, V<sub>OUT</sub> approaches voltages close to linear operation levels for Normal Case 2.

This deviation from linear operation becomes greatest the closer  $V_{\text{SENSE}}$  approaches 0 V. Within this region, when  $V_{\text{SENSE}}$  approaches 20 mV, device operation is closer to that described by Normal Case 2. Figure 18 shows this behavior for the INA271. The  $V_{\text{OUT}}$  maximum peak for this case is determined by maintaining a constant  $V_{\text{S}}$ , setting  $V_{\text{SENSE}} = 0$  mV, and sweeping  $V_{\text{CM}}$  from 0 V to  $V_{\text{S}}$ . The exact  $V_{\text{CM}}$  at which  $V_{\text{OUT}}$  peaks during this case varies from device to device. The maximum peak voltage for the INA270 is 0.28 V; for the INA271, the maximum peak voltage is 0.4 V.



NOTE: (1) INA271  $V_{OUT}$  Limit = 0.4V. INA270  $V_{OUT}$  Limit = 0.28V.

Figure 18. Example for Low  $V_{SENSE}$  Case 2 (INA271, Gain = 20)



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The INA270 and INA271 measures the voltage developed across a current-sensing resistor when current passes through it. The ability to drive the reference terminal to adjust the functionality of the output signal offers multiple configurations discussed throughout this section. There is also a filtering feature to remove unwanted transients and smooth the output voltage.

## 9.2 Typical Application




Figure 19. Filtering Configuration

#### 9.2.1 Design Requirements

In this application, the device is configured to measure a triangular periodic current at 10 kHz with filtering. The average current through the shunt is the information that is desired. This current can be either solenoid current or inductor current where current is being pulsed through.

Selecting the capacitor size is based on the lowest frequency component to be filtered out. The amount of signal that is filtered out is dependant on this cutoff frequency. From the cutoff frequency, the attention is 20 dB per decade.



## **Typical Application (continued)**


#### 9.2.2 Detailed Design Procedure

Without this filtering capability, an input filter must be used. When series resistance is added to the input, large errors also come into play because the resistance must be large to create a low cutoff frequency. By using a 10-nF capacitor for the single-pole filter capacitor, the 10-kHz signal is averaged. The cutoff frequency made by the capacitor is set at 166 Hz frequency. This frequency is well below the periodic frequency and reduces the ripple on the output and the average current can easily be measured.

## 9.2.3 Application Curves

Figure 20 shows the output waveform without filtering. The output signal tracks the input signal with a large ripple. If this current is sampled by an ADC, many samples must be taken to average the current digitally. This process takes additional time to sample and average and is very time consuming, thus is unwanted for this application.

Figure 21 shows the output waveform with filtering. The output signal is filtered and the average can easily be measured with a small ripple. If this current is sampled by an ADC, only a few samples must be taken to average. Digital averaging is now not required and the time required is significantly reduced.





## 10 Power Supply Recommendations

The input circuitry of the INA270 and INA271 can accurately measure beyond its power-supply voltage, V+. For example, the V+ power supply can be 5 V, whereas the load power-supply voltage is up to +80 V. The output voltage range of the OUT terminal, however, is limited by the voltages on the power-supply pin.

#### 10.1 Shutdown

The INA270 and INA271 do not provide a shutdown pin; however, because these devices consume a quiescent current less than 1 mA, they can be powered by either the output of logic gates or by transistor switches to supply power. Driving the gate low shuts down the INA270 and INA271. Use a totem-pole output buffer or gate that can provide sufficient drive along with a 0.1- $\mu$ F bypass capacitor, preferably ceramic with good high-frequency characteristics. This gate must have a supply voltage of 3 V or greater because the INA270 and INA271 require a minimum supply greater than 2.7 V. In addition to eliminating quiescent current, this gate also turns off the 10- $\mu$ A bias current present at each of the inputs. Note that the IN+ and IN- inputs are able to withstand full common-mode voltage under all powered and under-powered conditions. An example shutdown circuit is shown in Figure 22.




Figure 22. INA270-INA271 Example Shutdown Circuit



## 11 Layout

### 11.1 Layout Guidelines

- Connect the input pins to the sensing resistor using a Kelvin or 4-wire connection. This connection technique
  ensures that only the current-sensing resistor impedance is detected between the input pins. Poor routing of
  the current-sensing resistor commonly results in additional resistance present between the input pins. Given
  the very low ohmic value of the current resistor, any additional high-current carrying impedance can cause
  significant measurement errors.
- Place the power-supply bypass capacitor as closely as possible to the supply and ground pins. The
  recommended value of this bypass capacitor is 0.1 μF. Additional decoupling capacitance can be added to
  compensate for noisy or high-impedance power supplies.

#### 11.1.1 RFI and EMI

Attention to good layout practices is always recommended. Keep traces short and, when possible, use a printed circuit board (PCB) ground plane with surface-mount components placed as close to the device pins as possible. Small ceramic capacitors placed directly across amplifier inputs can reduce RFI and EMI sensitivity. PCB layout must locate the amplifier as far away as possible from RFI sources. Sources can include other components in the same system as the amplifier itself, such as inductors (particularly switched inductors handling a lot of current and at high frequencies). RFI can generally be identified as a variation in offset voltage or dc signal levels with changes in the interfering RF signal. If the amplifier cannot be located away from sources of radiation, shielding may be needed. Twisting wire input leads makes them more resistant to RF fields. The difference in input pin location of the INA270 and INA271 versus the INA193 to INA198 may provide different EMI performance.

#### 11.2 Layout Example




Figure 23. Example Layout



# 12 デバイスおよびドキュメントのサポート

## 12.1 ドキュメントのサポート

#### 12.1.1 関連資料

関連資料については、以下を参照してください。

『INA270 TINA-TI Spiceモデル』、SBOM306

『INA270 PSpiceモデル』、SBOM485

『INA270 TINA-TIリファレンス・デザイン、』SBOC246

## 12.2 関連リンク

次の表に、クイック・アクセス・リンクを示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

#### 表 1. 関連リンク

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
INA270	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
INA271	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

#### 12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 12.4 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com

14-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/			Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
INA270AID	Last Time Buy	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I270A
INA270AIDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I270A
INA270AIDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I270A
INA270AIDRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I270A
INA270AIDRG4.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I270A
INA271AID	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I271A
INA271AID.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I271A
INA271AIDR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I271A
INA271AIDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I271A
INA271AIDRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I271A
INA271AIDRG4.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I271A

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Jul-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF INA271:


NOTE: Qualified Version Definitions:

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA270AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA270AIDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA271AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA271AIDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 15-Jul-2025




## \*All dimensions are nominal

	7 till dillitorioriorio di o riorimidi							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	INA270AIDR	SOIC	D	8	2500	350.0	350.0	43.0
	INA270AIDRG4	SOIC	D	8	2500	350.0	350.0	43.0
	INA271AIDR	SOIC	D	8	2500	350.0	350.0	43.0
١	INA271AIDRG4	SOIC	D	8	2500	350.0	350.0	43.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Jul-2025

## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
INA270AID	D	SOIC	8	75	505.46	6.76	3810	4
INA271AID	D	SOIC	8	75	505.46	6.76	3810	4
INA271AID.A	D	SOIC	8	75	505.46	6.76	3810	4



SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated