



INA165x SoundPlus™ 高同相除去ライン・レシーバ

1 特長

- 高い同相除去: 91dB (標準値)
- 高い入力インピーダンス: 1MΩ差動
- 非常に低いノイズ: -104.7dBu、重み付けなし
- 非常に低い全高調波歪 + ノイズ:
-120dB THD+N (22dBu, 22kHz帯域幅)
- 広い帯域幅: 2.7MHz
- 低い静止電流: 6mA (INA1651、標準値)
- 短絡保護
- EMIフィルタを内蔵
- 広い電源電圧範囲: $\pm 2.25\text{V} \sim \pm 18\text{V}$
- 小型の14ピンTSSOPパッケージで供給

2 アプリケーション


- 差動オーディオ・インターフェイス
- オーディオ入力回路
- ライン・ドライバ
- オーディオ・パワー・アンプ
- オーディオ・アナライザ
- ハイエンド・オーディオおよびビデオ(A/V)レシーバ

3 概要

デュアル・チャンネルINA1650およびシングル・チャンネルINA1651 (INA165x) SoundPlus™ オーディオ・ライン・レシーバは、91dBという極めて高い同相除去比(CMRR)を実現しながら、22dBu信号レベルにおいて1kHzで-120dBという非常に低いTHD+Nを維持します。オンチップ抵抗の高精度のマッチングにより、INA165xデバイスはCMRR性能が非常に優れています。これらの抵抗は、外付け部品よりも大幅にマッチングが優れており、プリント基板(PCB)レイアウトに起因するミスマッチの影響を受けません。他のライン・レシーバ製品とは異なり、INA165xのCMRRは温度範囲全体にわたって特性付けされており、生産環境でテストされているため、広範なアプリケーションにおいて一貫した性能を発揮します。

INA165xデバイスは $\pm 2.25\text{V} \sim \pm 18\text{V}$ の非常に広い電源電圧範囲で動作し、消費電流は10.5mAです。ライン・レシーバ・チャンネルに加えて、バッファ付きの中間電源基準出力が含まれており、デュアルまたはシングル電源のアプリケーション用にINA165xを構成できます。中間電源出力は、信号チェーンに存在する他のアナログ回路用のバイアス電圧として使用できます。これらのデバイスは、 $-40^{\circ}\text{C} \sim 125^{\circ}\text{C}$ で動作が規定されています。

INA165xの簡略化された内部回路図




製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)
INA1650	TSSOP (14)	4.40mm×5.00mm
INA1651	TSSOP (14)	4.40mm×5.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にあるパッケージ・オプションについての付録を参照してください。

CMRRヒストグラム(5746チャンネル)



目次

1	特長	1	8	Application and Implementation	18
2	アプリケーション	1	8.1	Application Information	18
3	概要	1	8.2	Typical Applications	22
4	改訂履歴	2	9	Power Supply Recommendations	29
5	Pin Configuration and Functions	3	10	Layout	29
6	Specifications	5	10.1	Layout Guidelines	29
6.1	Absolute Maximum Ratings	5	10.2	Layout Examples	30
6.2	ESD Ratings	5	11	デバイスおよびドキュメントのサポート	32
6.3	Recommended Operating Conditions	5	11.1	デバイス・サポート	32
6.4	Thermal Information	5	11.2	ドキュメントのサポート	32
6.5	Electrical Characteristics:	6	11.3	関連リンク	32
6.6	Typical Characteristics	8	11.4	ドキュメントの更新通知を受け取る方法	33
7	Detailed Description	15	11.5	コミュニティ・リソース	33
7.1	Overview	15	11.6	商標	33
7.2	Functional Block Diagram	15	11.7	静電気放電に関する注意事項	33
7.3	Feature Description	15	11.8	Glossary	33
7.4	Device Functional Modes	17	12	メカニカル、パッケージ、および注文情報	33


4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision A (September 2018) から Revision B に変更		Page
•	INA1651 デバイスを「製品プレビュー」から「量産データ(アクティブ)」に変更	1

2018年9月発行のものから更新		Page
•	新しいINA1651を「事前情報」として 追加	1

5 Pin Configuration and Functions



Pin Functions


PIN		I/O	DESCRIPTION
NAME	NO.		
COM A	3	I	Input common, channel A
COM B	6	I	Input common, channel B
IN+ A	2	I	Noninverting input, channel A
IN- A	4	I	Inverting input, channel A
IN+ B	7	I	Noninverting input, channel B
IN- B	5	I	Inverting input, channel B
OUT A	13	O	Output, channel A
OUT B	8	O	Output, channel B
REF A	12	I	Reference input, channel A. This pin must be driven from a low impedance.
REF B	9	I	Reference input, channel B. This pin must be driven from a low impedance.
VCC	1	—	Positive (highest) power supply
VEE	14	—	Negative (lowest) power supply
VMID(IN)	11	I	Input node of internal supply divider. Connect a capacitor to this pin to reduce noise from the supply divider circuit.
VMID(OUT)	10	O	Buffered output of internal supply divider.

INA1650, INA1651

JAJSCS8B – DECEMBER 2016 – REVISED NOVEMBER 2018

www.ti.com

**INA1651 PW Package
14-Pin TSSOP
Top View**



Not to scale

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
COM A	3	I	Input common, channel A
IN+ A	2	I	Noninverting input, channel A
IN- A	4	I	Inverting input, channel A
NC	5	—	No internal connection
NC	6	—	No internal connection
NC	7	—	No internal connection
NC	8	—	No internal connection
NC	9	—	No internal connection
OUT A	13	O	Output, channel A
REF A	12	I	Reference input, channel A. This pin must be driven from a low impedance.
VCC	1	—	Positive (highest) power supply
VEE	14	—	Negative (lowest) power supply
VMID(IN)	11	I	Input node of internal supply divider. Connect a capacitor to this pin to reduce noise from the supply divider circuit.
VMID(OUT)	10	O	Buffered output of internal supply divider.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply voltage, $V_S = (V+) - (V-)$		40	V
	Input voltage (Signal inputs, enable, ground)	$(V-) - 0.5$	$(V+) + 0.5$	
	Input differential voltage		$(V+) - (V-)$	
Current	Input current (all pins except power-supply pins)		±10	mA
	Output short-circuit ⁽²⁾	Continuous		
Temperature	Operating, T_A	–55	125	°C
	Junction, T_J		150	
	Storage, T_{stg}	–65	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Short-circuit to $V_S / 2$ (ground in symmetrical dual supply setups), one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
INA1650				
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	
INA1651				
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage ($V+ - V-$)	4.5 (±2.25)		36 (±18)	V
Specified temperature	–40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		INA1650	INA1651	UNIT
		PW (TSSOP)	PW (TSSOP)	
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	97.0	99.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	22.6	29.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.4	42.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.9	1.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	39.6	42.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

INA1650, INA1651

JAJSCS8B – DECEMBER 2016 – REVISED NOVEMBER 2018

www.ti.com
6.5 Electrical Characteristics:

 at $T_A = 25^\circ\text{C}$, $V_S = \pm 2.25\text{ V}$ to $\pm 18\text{ V}$, $V_{CM} = V_{OUT} = \text{midsupply}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUDIO PERFORMANCE						
THD+N	Total harmonic distortion + noise	$V_O = 3\text{ V}_{\text{RMS}}$, $f = 1\text{ kHz}$, 90-kHz measurement bandwidth, $V_S = \pm 18\text{ V}$	0.00039%			
			−108.1		dB	
		$V_{\text{IN}} = 22\text{ dBu}$ (9.7516 V_{RMS}) , $F_{\text{IN}} = 1\text{ kHz}$, $V_S = \pm 18\text{ V}$, 90-kHz measurement bandwidth	0.000174%			
			−115.2		dB	
IMD	Intermodulation distortion	SMPTE and DIN two-tone, 4:1 (60 Hz and 7 kHz) $V_O = 3\text{ V}_{\text{RMS}}$, 90-kHz measurement bandwidth	0.0005%			
			−106.1		dB	
		CCIF twin-tone (19 kHz and 20 kHz), $V_O = 3\text{ V}_{\text{RMS}}$, 90-kHz measurement bandwidth	0.00066%			
			−103.6		dB	
AC PERFORMANCE						
BW	Small-signal bandwidth		2.7			MHz
SR	Slew rate		10			V/ μs
	Full-power bandwidth ⁽¹⁾	$V_O = 1\text{ V}_P$	1.59			MHz
PM	Phase margin	$C_L = 20\text{ pF}$	71°			
		$C_L = 200\text{ pF}$	54°			
t_s	Settling time	To 0.01%, $V_S = \pm 18\text{ V}$, 10-V step	2.2			μs
	Overload recovery time		330			ns
	Channel separation	$f = 1\text{ kHz}$, REF and COM pins connected to ground	140			dB
		$f = 1\text{ kHz}$, REF and COM pins connected to VMID(OUT)	130			dB
	EMI/RFI filter corner frequency		80			MHz
NOISE						
e_n	Output voltage noise density ⁽²⁾	$f = 20\text{ Hz}$ to 20 kHz, no weighting	4.5			μV_{RMS}
			−104.7		dBu	
		$f = 100\text{ Hz}$	47			$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$	31			
OFFSET VOLTAGE						
V_{OS}	Output offset voltage		± 1	± 3		mV
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ ⁽²⁾		± 4		
dV_{OS}/dT	Output offset voltage drift ⁽²⁾	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	2	7		$\mu\text{V}/^\circ\text{C}$
PSRR	Power-supply rejection ratio		2			$\mu\text{V/V}$
GAIN						
	Gain		1			V/V
	Gain error		0.04%	0.05%		
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ ⁽²⁾	0.05%	0.06%		
	Gain nonlinearity	$V_S = \pm 18\text{ V}$, $-10\text{ V} < V_O < 10\text{ V}$ ⁽²⁾	1	5		ppm
INPUT VOLTAGE RANGE						
V_{CM}	Common-mode voltage range		(V−) + 0.25	(V+) − 2		V
CMRR	Common-mode rejection ratio	$(V-) + 0.25\text{ V} \leq V_{\text{CM}} \leq (V+) - 2\text{ V}$, REF and COM pins connected to ground, $V_S = \pm 18\text{ V}$	85	91		dB
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ ⁽²⁾	82	89		
		$(V-) + 0.25\text{ V} \leq V_{\text{CM}} \leq (V+) - 2\text{ V}$, REF and COM pins connected to VMID(OUT), $V_S = \pm 18\text{ V}$	82	86		
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ ⁽²⁾	76	84		
CMRR	Common-mode rejection ratio	$(V-) + 0.25\text{ V} \leq V_{\text{CM}} \leq (V+) - 2\text{ V}$, REF and COM pins connected to ground, $V_S = \pm 18\text{ V}$, R_S mismatch = 20 Ω	84			dB

 (1) Full-power bandwidth = $SR / (2\pi \times V_P)$, where SR = slew rate.

(2) Specified by design and characterization.


Electrical Characteristics: (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 2.25\text{ V}$ to $\pm 18\text{ V}$, $V_{CM} = V_{OUT} = \text{midsupply}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
INPUT IMPEDANCE								
Differential				850	1000	1150	kΩ	
Common-mode				212.5	250	287.5	kΩ	
Input resistance mismatch					0.01%	0.25%		
SUPPLY DIVIDER CIRCUIT								
Nominal output voltage				[(V+) + (V–)] / 2			V	
Output voltage offset		VMID(IN) = ((V+) + (V–)) / 2		2			4	mV
Input impedance		VMID(IN) pin, f = 1 kHz		250				kΩ
Output resistance		VMID(OUT) pin		0.35				Ω
Output voltage noise		20 Hz to 20 kHz, C_MID = 1 μF		1.56				μV_RMS
Output capacitive load limit		Phase margin > 45°, R_ISO = 0 Ω		150				pF
OUTPUT								
V_O	Voltage output swing from rail	Positive rail	R_L = 2 kΩ	350			mV	
			R_L = 600 Ω	1100				
		Negative rail	R_L = 2 kΩ	430				
			R_L = 600 Ω	1300				
Z_OUT	Output impedance	f ≤ 100 kHz, I_OUT = 0 A			< 1		Ω	
I_SC	Short-circuit current	V_S = ±18 V			±75		mA	
C_LOAD	Capacitive load drive				See Figure 19		pF	
POWER SUPPLY								
I_Q	Quiescent current	I_OUT = 0 A, INA1651		4.6	6	6.9	mA	
			T_A = –40°C to +125°C ⁽²⁾			8		
		I_OUT = 0 A, INA1650		8	10.5	12		
			T_A = –40°C to +125°C ⁽²⁾			14		


6.6 Typical Characteristics

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $V_{CM} = V_{OUT} = \text{midsupply}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)




5746 Channels
 V_{REF} Pins Connected to Ground

FIG 1. Common-Mode Rejection Ratio Distribution




5746 Channels
 V_{REF} Pins Connected to $V_{MID(OUT)}$

FIG 2. Common-Mode Rejection Ratio Distribution




5746 Channels

FIG 3. Distribution of Mismatch in 500-k Ω Input Resistors




5746 Channels

FIG 4. Gain Error Distribution



5746 Channels

FIG 5. Offset Voltage Distribution



52 Channels

FIG 6. Offset Voltage Drift Distribution

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $V_{CM} = V_{OUT} = \text{mid supply}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)




Figure 7. Frequency Response




Figure 8. Maximum Output Voltage vs Frequency




Figure 9. Common-Mode Rejection Ratio vs Frequency




Figure 10. Power Supply Rejection Ratio vs Frequency




Figure 11. Voltage Noise Spectral Density




Figure 12. THD+N vs Frequency

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $V_{CM} = V_{OUT} = \text{mid supply}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)




FIG 13. THD+N vs Frequency




FIG 14. THD+N vs Output Amplitude




FIG 15. SMPTE Intermodulation Distortion vs Output Amplitude




FIG 16. CCIF Intermodulation Distortion vs Output Amplitude




FIG 17. Signal Path Output Impedance vs Frequency




FIG 18. Supply Divider Output Impedance vs Frequency

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $V_{CM} = V_{OUT} = \text{mid supply}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)




FIG 19. Overshoot vs Capacitive Load






FIG 20. Channel Separation vs Frequency




10-mV Input Step

FIG 21. Small-Signal Step Response




10-V Input Step

FIG 22. Large-Signal Step Response



10-V Input Step, 0.01% Settling = $\pm 1\text{ mV}$

FIG 23. Rising-Edge Settling Time



10-V Input Step, 0.01% Settling = $\pm 1\text{ mV}$

FIG 24. Falling-Edge Settling Time

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $V_{CM} = V_{OUT} = \text{mid supply}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)




图 25. No Phase Reversal




图 26. CMRR vs Temperature




图 27. Output Offset Voltage vs Common-Mode Voltage




图 28. Short-Circuit Current vs Temperature




图 29. Positive Output Voltage vs Output Current




图 30. Negative Output Voltage vs Output Current

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $V_{CM} = V_{OUT} = \text{mid supply}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)




FIG 31. Power Supply Current vs Power Supply Voltage




FIG 32. Power Supply Current vs Temperature




FIG 33. Input Common-Mode Voltage vs Output Voltage




FIG 34. Input Common-Mode Voltage vs Output Voltage




FIG 35. Input Common-Mode Voltage vs Output Voltage






FIG 36. Input Common-Mode Voltage vs Output Voltage

Typical Characteristics (continued)

at $T_A = 25^\circ\text{C}$, $V_S = \pm 18\text{ V}$, $V_{CM} = V_{OUT} = \text{midsupply}$, and $R_L = 2\text{ k}\Omega$ (unless otherwise noted)



ⓧ 37. Input Common-Mode Voltage vs Output Voltage




ⓧ 38. Input Common-Mode Voltage vs Output Voltage

7 Detailed Description

7.1 Overview

The INA165x combines high-performance audio operational amplifier cores with high-precision resistor networks to provide exceptional audio performance and rejection of noise which may be externally coupled into the audio signal path. The INA165x uses an instrumentation amplifier topology with a fixed unity gain to provide high input impedance and a high common-mode rejection ratio (CMRR). Unlike other line receiver products that use a simple four-resistor difference amplifier topology, the INA165x topology provides excellent CMRR even with mismatched source impedances.

7.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated


7.3 Feature Description

7.3.1 Audio Signal Path

Figure 39 highlights the basic elements present in the audio signal pathway. The primary elements are: input biasing resistors, electromagnetic interference (EMI) filtering, input buffers, and a difference amplifier. The primary role of an audio line receiver is to convert a differential input signal into a single-ended output signal while rejecting noise that is common to both inputs (common-mode noise). The difference amplifier (which consists of an op amp and four matched 10-k Ω resistors) accomplishes this task. The basic transfer function of the circuit is shown in Equation 1:

$$V_{OUT} = (V_{IN+} - V_{IN-}) + V_{REF} \quad (1)$$

Feature Description (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 39. INA165x Audio Signal Path (Single Channel Shown)


The input buffers prevent external resistances (such as those from the PCB, connectors, or cables) from ruining the precise matching of the internal 10-kΩ resistors which would degrade the high common-mode rejection of the difference amplifier. As is typical of many amplifiers, a small bias current flows into or out of the buffer amplifier inputs. This current must flow to a common potential for the buffer to function properly. The input biasing resistors provide an internal pathway for this current to the COM pin. The COM pin can connect to ground in a dual-supply system or the output of the internal supply divider ($V_{MID(OUT)}$) in single-supply applications. Finally, EMI filtering is added to the input buffers to prevent high-frequency interference signals from propagating through the audio signal pathway.

7.3.2 Supply Divider

The INA165x integrates a supply-divider circuit which may bias the input common-mode voltage and output reference voltage to the halfway point between the applied power supply voltages. The nominal output voltage of the supply divider circuit is shown in [Equation 2](#):

$$V_{MID(OUT)} = \frac{VCC + VEE}{2} \quad (2)$$

[Figure 40](#) illustrates the internal topology of the supply-divider circuit. The supply divider consists of two 500-kΩ resistors connected between the VCC and VEE pins of the INA165x. The noninverting input of a buffer amplifier is connected to the midpoint of the voltage divider that is formed by the 500-kΩ resistors. The buffer amplifier provides a low-impedance output that is required to bias the REF pins without degrading the CMRR. For dual-supply applications where the supply divider circuit may not be used, no connection is required for the $V_{MID(IN)}$ or $V_{MID(OUT)}$ pins.



Copyright © 2016, Texas Instruments Incorporated

Figure 40. Internal Supply Divider Circuit

Feature Description (continued)

7.3.3 Electrical Overstress

Designers typically ask questions about the capability of an amplifier to withstand electrical overstress. These questions typically focus on the device inputs, but can involve the supply voltage pins or the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal ESD protection is built into these circuits to protect them from accidental ESD events both before and during product assembly. A good understanding of basic ESD circuitry and the relevance of circuitry to an electrical overstress event is helpful. [Figure 41](#) illustrates the ESD circuits contained in the INA165x. The ESD protection circuitry involves several current-steering diodes that are connected from the input and output pins and routed back to the internal power-supply lines. This protection circuitry is intended to remain inactive during normal circuit operation. The input pins of the INA165x are protected with internal diodes that are connected to the power-supply rails. These diodes clamp the applied signal to prevent the input circuitry from damage. If the input signal voltage exceeds the power supplies by more than 0.3 V, limit the input signal current to less than 10 mA to protect the internal clamp diodes. A series input resistor can typically limit the current. Some signal sources are inherently current-limited and do not require limiting resistors.




Figure 41. INA165x Internal ESD Protection Circuitry (Single Channel and Supply-Divider Shown for Simplicity)

7.3.4 Thermal Shutdown

If the junction temperature of the INA165x exceeds approximately 170°C, a thermal shutdown circuit disables the amplifier to protect the device from damage. The amplifier is automatically re-enabled after the junction temperature falls below the shutdown threshold temperature. If the condition that caused excessive power dissipation is not removed, the amplifier oscillates between a shutdown and enabled state until the output fault is corrected.

7.4 Device Functional Modes

7.4.1 Single-Supply Operation

The INA165x can be used on single power supplies ranging from 4.5 V to 36 V. Use the COM and REF pins to level shift the internal voltages into a linear operating condition. Ideally, connecting the REF and COM pins to a mid-supply potential (such as the $V_{MID(OUT)}$ pin) avoids saturating the output of the internal amplifiers.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information

8.1.1 Input Common-Mode Range

The linear input voltage range of the INA165x input circuitry extends from 350 mV inside the negative supply voltage to 2 V below the positive supply, and maintains 85-dB (minimum) common-mode rejection throughout this range. The INA165x operates over a wide range of power supplies and V_{REF} configurations; providing a comprehensive guide to common-mode range limits for all possible conditions is impractical. The common-mode range for most operating conditions is best calculated using the [INA common-mode range calculating tool](#).

8.1.2 Common-Mode Input Impedance

The high CMRR of many line receivers can degrade by impedance mismatches in the system. [Figure 42](#) shows a common-mode noise source (V_{CM}) connected to both inputs of a single channel of the INA165x. An external parasitic resistance (R_{EXT}) represents the mismatch in impedances between the common-mode noise source and the inputs of the INA165x. This mismatched impedance may be due to PCB layout, connectors, cabling, passive component tolerances, or the circuit topology. The presence of R_{EXT} in series with the IN+ input degrades the overall CMRR of the system because the voltage at IN+ is no longer equal to the voltage at IN-. Therefore, a portion of the common-mode noise converts to a differential signal and passes to the output.



Copyright © 2016, Texas Instruments Incorporated

Figure 42. A Single Channel of the INA165x Shown With Source Impedance Mismatch (R_{EXT}) and Optional Resistor (R_{COM})

While the INA165x is significantly more resistant to these effects than typical line receivers, connecting a resistor (R_{COM}) from the COM pin to the system ground further improves CMRR performance. [Figure 43](#) shows the CMRR of the INA165x (typical CMRR of 92 dB) for increasing source impedance mismatches. If the COM pin is connected directly to ground (R_{COM} equal to 0 Ω), a 20-Ω source impedance mismatch degrades the CMRR from 92 dB to 83.7 dB. However, if R_{COM} has a value of 1 MΩ, the CMRR only degrades to 89.6 dB, which is an improvement of approximately 6 dB.

Application Information (continued)




图 43. CMRR vs Source Impedance Mismatch for Different R_{COM} Values


R_{COM} does not need to be a high-precision resistor with a very tight tolerance. Low cost 5% or 1% resistors can be used with no degradation in overall performance. The addition of R_{COM} does not increase the noise of the audio signal path.

In single-supply systems where AC coupling is used at the inputs of the INA165x, adding R_{COM} lengthens the start-up time of the circuit. The input AC-coupling capacitors are charged to the midsupply voltage through the R_{COM} resistor, which may take a substantial amount of time if R_{COM} has a large value (such as 1 MΩ). Do not use R_{COM} in these systems if start-up time is a concern. In dual-supply systems with input AC-coupling capacitors, the capacitor voltage does not need to be charged to a midsupply point, since the capacitor voltage settles to ground by default. Therefore, R_{COM} does not increase start-up time in dual-supply systems.

8.1.3 Start-Up Time in Single-Supply Applications


The internal supply divider of the INA165x is constructed using two 500-kΩ resistors connected in series between the VCC and VEE pins. These resistors are matched on-chip to provide a reference voltage that is exactly one half of the power supply voltage. Noise from the power supplies and thermal noise from the resistors degrades the overall audio performance of the INA165x if allowed to enter the signal path. Therefore, TI recommends a filter capacitor (C_F) is connected to the VMID(IN) pin, as shown in 图 44. The C_F capacitor forms a low-pass filter with the internal 500-kΩ resistors. Noise above the corner frequency of this filter is passed to ground and is removed from the audio signal path. The corner frequency of the filter is shown in 式 3:

$$F_{-3dB} = \frac{1}{2 \cdot \pi \cdot 250 \text{ k}\Omega \cdot C_F} \quad (3)$$



Copyright © 2016, Texas Instruments Incorporated

图 44. Connect a Capacitor (C_F) to the VMID(IN) Pin to Reduce Noise from the Voltage Divider



Copyright © 2016, Texas Instruments Incorporated


图 45. A Zener Diode (ZD1) Connected to the Positive Supply Can Decrease Start-Up Time

Application Information (continued)

When power is applied to the INA165x, the filter capacitor (C_F) charges through the internal 500-k Ω resistors. If the C_F capacitor has a large value, the time required for $V_{MID(OUT)}$ to reach the final midsupply voltage may be extensive. Adding a zener diode from the $V_{MID(IN)}$ pin to the positive power supply (as shown in [Figure 45](#)) reduces this time. The zener voltage must be slightly greater than one half of the power supply voltage.

Using large AC-coupling capacitors increases the start-up time of the line receiver circuit in single-supply applications. When power is applied, the AC-coupling capacitors begin to charge to the midsupply voltage applied to the COM pin through a current flowing through the input resistors as shown in [Figure 46](#). The INA165x functions properly when the input common-mode voltage (and the capacitor voltage) is within the specified range. The time required for the input common-mode voltage to reach 98% of the final value is shown in [Equation 4](#):

$$T_{98\%} = 4 \cdot R \cdot C_{IN} = 4 \cdot 500 \text{ k}\Omega \cdot C_{IN} \quad (4)$$




Copyright © 2016, Texas Instruments Incorporated

Figure 46. AC-Coupling Capacitors Charge to the Midsupply Voltage Through the Input Resistors

8.1.4 Input AC Coupling

The signal path in most audio systems is typically AC-coupled to avoid the propagation of DC voltages, which can potentially damage loudspeakers or saturate power amplifiers. The capacitor values must be selected to pass the desired bandwidth of audio signals. The high-pass corner frequency is calculated with [Equation 5](#):

$$F_C = \frac{1}{2 \cdot \pi \cdot (2 \cdot R_{IN}) \cdot \frac{C_{IN}}{2}} = \frac{1}{2 \cdot \pi \cdot R_{IN} \cdot C_{IN}} \quad (5)$$



Copyright © 2016, Texas Instruments Incorporated

Figure 47. AC-Coupling Capacitors Form a High-Pass Filter With INA165x Input Resistors

Application Information (continued)

Although the input resistors of the INA165x are matched typically within 0.01%, large capacitors are usually mismatched. The mismatch in the values of the AC-coupling capacitors causes the corner frequencies at the two signal inputs (IN+ and IN–) to be different, which can degrade CMRR at low frequency. For this reason, TI recommends placing the high-pass corner frequency well below the audio bandwidth and to use a resistor in series with the COM pin (R_{COM}), as shown in [Figure 42](#) if possible. See the [Common-Mode Input Impedance](#) section for more information on placing a resistor in series with the COM pin. [Figure 48](#) shows the effect of a 5% mismatch in the values of the input AC-coupling capacitors with and without an R_{COM} resistor. Comparing CMRR at 100 Hz: 1- μ F AC-coupling capacitors with a 5% mismatch degrade the CMRR to 75 dB, while 10- μ F capacitors and a 1-M Ω R_{COM} resistor shows 92 dB of CMRR.





Figure 48. CMRR Degradation Due to a 5% Mismatch in AC-Coupling Capacitors

8.1.5 Supply Divider Capacitive Loading


The VMID(OUT) pin of the INA165x is stable with capacitive loads up to 150 pF. An isolation resistor (R_{ISO} in [Figure 49](#)), must be used if capacitive loads larger than 150 pF are connected to the VMID(OUT) pin. [Figure 49](#) shows the recommended configuration of an isolation resistor in series with the capacitive load. The REF pins of the INA1650 must connect directly to the VMID(OUT) pin before the isolation resistor. Any resistance placed between the VMID(OUT) pin and the reference pins degrades the CMRR of the device. [Figure 50](#) shows the recommended value for the isolation resistor for increasing capacitive loads.



Copyright © 2016, Texas Instruments Incorporated

Figure 49. Place an Isolation Resistor Between the VMID(OUT) Pin and Large Capacitive Loads

Application Information (continued)




✎ 50. Recommended Isolation Resistor Value vs Capacitive Load

8.2 Typical Applications

The low noise and distortion of the INA165x make these devices an excellent choice for a variety of applications in professional and consumer audio products. However, these same performance metrics make the INA165x useful for industrial, test and measurement, and data-acquisition applications. The examples shown here are possible applications where the INA165x provide exceptional performance.

8.2.1 Line Receiver for Differential Audio Signals in a Split-Supply System

The INA165x devices are designed to require a minimum number of external components to achieve data sheet-level performance in audio line-receiver applications. ✎ 51 shows the INA1650 used as a differential audio line receiver in split-supply systems that are common in professional audio applications. The line receiver recovers a differential audio signal which may have been affected by significant common-mode noise.



Copyright © 2016, Texas Instruments Incorporated

✎ 51. INA1650 Used as a Line Receiver for Differential Audio Signals in a Split-Supply System

Typical Applications (continued)

8.2.1.1 Design Requirements

- Power Supply Voltage: ± 18 V
- Frequency Response: < 0.1 dB deviation from 20 Hz to 20 kHz
- Common-Mode Rejection Ratio: > 80 dB at 1 kHz
- THD+N: < -100 dB (4-dBu input signal, 1-kHz fundamental, 90-kHz measurement bandwidth)

8.2.1.2 Detailed Design Procedure

The passive components shown in [Figure 51](#) are selected using the information given in the [Application Information](#) and [Layout Guidelines](#) sections. All 10- μ F input AC-coupling capacitors (C1, C2, C3, and C4) maximize the CMRR performance at low frequency, as shown in [Figure 48](#). The high-pass corner frequency for input signals meets the design requirement for frequency response, as [Equation 6](#) shows:

$$F_C = \frac{1}{2 \cdot \pi \cdot R_{IN} \cdot C_{IN}} = \frac{1}{2 \cdot \pi \cdot (500 \text{ k}\Omega) \cdot (10 \text{ }\mu\text{F})} = 0.032 \text{ Hz} \quad (6)$$

1-M Ω R_{COM} resistors (R3 and R4) further improve CMRR performance at low frequency. Resistors R1, R2, R4, and R5 provide a discharge pathway for the AC-coupling capacitors in the event that audio equipment with a DC offset voltage is connected to the inputs of the circuit. These resistors are optional and may degrade the CMRR performance with mismatches in source impedance. Finally, capacitors C5, C6, C7, and C8 provide a low-impedance pathway for power supply noise to pass to ground rather than interfering with the audio signal. No connection is necessary on the $V_{MID(IN)}$ and $V_{MID(OUT)}$ pins because the supply-divider circuit is not used in this particular application.

8.2.1.3 Application Curves

[Figure 52](#) through [Figure 57](#) illustrate the measured performance of the line receiver circuit. [Figure 52](#) shows the measured frequency response. The gain of the circuit is 0 dB as expected with 0.1-dB magnitude variation at 10 Hz. The measured CMRR of the circuit ([Figure 53](#)) at 1 kHz equals 94 dB without any source impedance mismatch. Adding a 10- Ω source impedance mismatch degrades the CMRR at 1 kHz to 92 dB. The high-frequency degradation of CMRR shown in [Figure 53](#) for the 10- Ω source impedance mismatch cases is due to the capacitance of the cables used for the measurement. The total harmonic distortion plus noise (THD+N) is plotted over frequency in [Figure 54](#). For a 4-dBu (1.23 V_{RMS}) input signal level, the THD+N remains flat at -101.6 dB (0.0008%) over the measured frequency range. Increasing the signal level to 22 dBu further decreases the THD+N to -115.2 dB (0.00017%) at 1 kHz, but the THD+N rises above 7 kHz. Measuring the THD+N vs Output Amplitude ([Figure 55](#)) at 1 kHz shows a constant downward slope until the noise floor of the audio analyzer is reached at 5 V_{RMS} . The constant downward slope indicates that noise from the device dominates THD+N at this frequency instead of distortion harmonics. [Figure 56](#) and [Figure 57](#) confirm this conclusion. For a 4-dBu signal level, the second harmonic is barely visible above the noise floor at -140 dBu. Increasing the signal level to 22 dBu produces distortion harmonics above the noise floor. The largest harmonic in this case is the second at -111.2 dBu, or -133.2 dB relative to the fundamental.

Typical Applications (continued)




Figure 52. Frequency Response




Figure 53. Common-Mode Rejection Ratio vs Frequency




Figure 54. THD+N vs Frequency




Figure 55. THD+N vs Amplitude




Figure 56. Output Spectrum





Figure 57. Output Spectrum

Typical Applications (continued)

8.2.2 Differential Line Receiver for Single-Supply Applications

The INA1650 can simply operate in single-supply applications by connecting the COM and REF pins to the output of the internal supply divider.

($V_{MID(OUT)}$). Adding a 1- μ F capacitor to the $V_{MID(IN)}$ pin to filters noise from the power supply and the internal voltage divider.



Copyright © 2016, Texas Instruments Incorporated

58. Differential Line Receiver for Single-Supply Applications

Typical Applications (continued)

8.2.3 Floating Single-Ended Input Line Receiver for Ground Loop Noise Reduction

Ground loops commonly form in audio systems where the equipment is interconnected with coaxial cables, which introduces significant common-mode noise. If the sheath of the coaxial cable is connected to the equipment chassis and safety ground, a ground loop forms, which includes the main electrical wiring and the audio signal path. The INA165x can break these ground loops by floating the sheath of the coaxial cable through resistors (R3 and R4 in [Figure 59](#)) so ground noise appears at the inputs of the INA165x as a common-mode signal. Capacitors C8 and C9 provide a high-frequency pathway to ground for radio frequency interference (RFI). A transient voltage suppressor (TVS) connected between the coaxial sheath and the chassis ground is shown in [Figure 59](#). This TVS protects the inputs of the INA165x in the event of an electrostatic discharge to the signal input.





Figure 59. Ground Loop Isolation in Single-Ended Systems

Typical Applications (continued)

8.2.4 Floating Single-Ended Input Line Receiver With Differential Outputs

The application in [Figure 59](#) can be further extended to include differential outputs, which are necessary for audio ADCs and many Class-D amplifier devices. [Figure 60](#) shows the addition of an OPA1688 audio operational amplifier to the outputs of the INA1650 that convert the single-ended outputs to differential outputs.




Copyright © 2016, Texas Instruments Incorporated

Figure 60. Single-Ended Line-Receiver Circuit With Differential Outputs

8.2.5 TRS Audio Interface in Single-Supply Applications

The INA1650 can be used for auxiliary audio inputs which may use a tip-ring-sleeve (TRS) connector where both audio channels share a common ground connection. [Figure 61](#) shows the INA1650 configured as a line receiver for a TRS interface to remove common-mode noise on the sleeve connection.




Copyright © 2016, Texas Instruments Incorporated

Figure 61. TRS Audio Interface in Single-Supply Applications

Typical Applications (continued)

8.2.6 Differential Line Driver With Single-Ended Input

The INA1650 can be employed in line-driver applications (Figure 62) where the precision matched internal resistor networks are useful in converting a single-ended signal to a balanced signal. Resistors R1 and R4 (shown in Figure 62) isolate the large cable capacitance from the outputs of the INA1650 to maintain stability. TI recommends AC-coupling capacitors C1 and C2 since the DC voltages of the connected equipment may be unknown. Resistors R2 and R3 dissipate any charge collected on the capacitors due to connecting equipment with a DC voltage present.



Copyright © 2016, Texas Instruments Incorporated

Figure 62. INA1650 Used as a Balanced Audio Line Driver

9 Power Supply Recommendations

The INA165x operates from ± 2.25 -V to ± 18 -V supplies while maintaining excellent performance. However, some applications do not require equal positive and negative output voltage swing. With the INA165x, power-supply voltages do not need to be equal. For example, the positive supply can be set to 25 V with the negative supply at -5 V.


10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Connect low-ESR, 1.0- μ F and 0.1- μ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. Connecting bypass capacitors only from V+ to ground is acceptable in single-supply applications. Noise can propagate into analog circuitry through the power pins of this device. The bypass capacitors reduce the coupled noise by providing low-impedance pathways to ground.
- Connect the device REF pins to a low-impedance, low-noise, system reference point (such as an analog ground or the VMID(OUT) pin) with the shortest trace possible.
- Place the external components as close to the device as possible, as shown in [Figure 63](#) and [Figure 64](#).
- Use ground pours and planes to shield input signal traces and minimize additional noise introduced into the signal path.
- Keep the length of input traces equal and as short as possible. Route the input traces as a differential pair with as minimal spacing between them as possible.


10.2 Layout Examples



Copyright © 2016, Texas Instruments Incorporated

63. Layout Example for a Dual-Supply Line Receiver

Layout Examples (continued)



Copyright © 2016, Texas Instruments Incorporated

FIG 64. Layout Example for a Single-Supply Line Receiver

11 デバイスおよびドキュメントのサポート

11.1 デバイス・サポート

11.1.1 開発サポート

11.1.1.1 TINA-TI™(無料のダウンロード・ソフトウェア)

TINA™は、SPICEエンジンをベースにした単純かつ強力な、使いやすい回路シミュレーション・プログラムです。また、TINA-TIは、TINAソフトウェアの完全な機能を持つ無償バージョンで、パッシブ・モデルとアクティブ・モデルに加えて、マクロ・モデルのライブラリがプリロードされています。TINA-TIには、SPICEの標準的なDC解析、過渡解析、周波数ドメイン解析などの全機能に加え、追加の設計機能が搭載されています。

TINA-TIはWEBENCH® Design Centerから無料でダウンロードでき、ユーザーが結果をさまざまな方法でフォーマットできる、広範な後処理機能を備えています。仮想計測器により、入力波形を選択し、回路ノード、電圧、および波形をプローブして、動的なクイック・スタート・ツールを作成できます。

注

これらのファイルを使用するには、TINA ソフトウェア (DesignSoft™製) またはTINA-TIソフトウェアがインストールされている必要があります。TINA-TIフォルダから、無料のTINA-TIソフトウェアをダウンロードしてください。

11.1.1.2 TI Precision Designs

TI Precision Designs は、<http://www.ti.com/ww/en/analog/precision-designs/> からオンラインで入手できます。TI Precision Designsは、TIの高精度アナログ・アプリケーションの専門家により作成されたアナログ・ソリューションで、多くの有用な回路に関して、動作理論、コンポーネント選択、シミュレーション、完全なPCB回路図とレイアウト、部品表、性能測定結果を提供します。

11.2 ドキュメントのサポート

11.2.1 関連資料

関連資料については、以下を参照してください。

『[基板のレイアウト技法](#)』

11.3 関連リンク

表 1 に、クイック・アクセス・リンクの一覧を示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツールとソフトウェア、およびご注文へのクイック・アクセスが含まれます。

表 1. 関連リンク

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
INA1650	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
INA1651	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

11.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

11.5 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ オンライン・コミュニティ TIのE2E (*Engineer-to-Engineer*) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

11.6 商標

SoundPlus, E2E are trademarks of Texas Instruments.

TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA, DesignSoft are trademarks of DesignSoft, Inc.

All other trademarks are the property of their respective owners.

11.7 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

11.8 Glossary

[SLYZ022](#) — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
INA1650IPW	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	IN1650C
INA1650IPW.B	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	IN1650C
INA1650IPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	IN1650C
INA1650IPWR.B	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	IN1650C
INA1651IPW	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA1651
INA1651IPW.B	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA1651
INA1651IPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA1651
INA1651IPWR.B	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA1651

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA1650, INA1651 :

- Automotive : [INA1650-Q1](#), [INA1651-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA1650IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
INA1651IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA1650IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0
INA1651IPWR	TSSOP	PW	14	2000	353.0	353.0	32.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
INA1650IPW	PW	TSSOP	14	90	530	10.2	3600	3.5
INA1650IPW.B	PW	TSSOP	14	90	530	10.2	3600	3.5
INA1651IPW	PW	TSSOP	14	90	530	10.2	3600	3.5
INA1651IPW.B	PW	TSSOP	14	90	530	10.2	3600	3.5



4220202/B 12/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated