8.1Gbps、DisplayPort 1.4 対応、2:1/1:2、差動スイッチ

1 特長

- DisplayPort 1.4 電気規格に対応
- 最大 8.1Gbps のデータ・レートをサポートする 2:1 および 1:2 スイッチング
- HPD、AUX、および DDC スイッチングをサポート
- 8GHz の広い差動帯域幅
- 非常に優れた動的な電気的性能
- 3.3V ±10% の V_{DD} 動作範囲
- -40℃～105℃の拡張産業用温度範囲
- 5mm × 5mm の 50 ピン nFBGA パッケージ
- 出力イネーブル (OE) ピンは、消費電力を節約するためにスイッチをディセーブルします
- 消費電力
  - アクティブ時:2mW 未満
  - スタンバイ時:標準 10µW (OE = L の場合)

2 アプリケーション

- PC / ノート PC
- タブレット
- ネットワーク接続の周辺機器とプリンタ

3 概要

HD3SS214 は高速パッシブ・スイッチで、2 つのフル DisplayPort 4 レーン・ポートを、アプリケーション内で 2 つのソースのうちの 1 つから 1 つのターゲット位置に切り替えることができます。また、1 つのソースを 2 つのシンクのうちの 1 つに切り替えます。DisplayPort アプリケーションの場合、HD3SS214 は、nFBGA ZXH パッケージの補助 (AUX)、ディスプレイ・データ・チャネル (DDC)、ホット・プラグ検出 (HPD) 信号のスイッチングをサポートします。

代表的なアプリケーションの 1 つは、1 つの DisplayPort シンクを駆動する必要のある 2 つの GPU を搭載したマザーボードです。GPU は Dx_SEL ピンで選択します。もう 1 つのアプリケーションは、1 つのソースが 2 つのシンクのうちの 1 つを切り替える必要がある場合です。例として、サイド・コネクタとドッキング・ステーション・コネクタがあります。スイッチングは、Dx_SEL ピンと AUX_SEL ピンを使用して制御されます。HD3SS214 は、-40℃～105℃の産業用温度広範囲にわたって、3.3V の単一電源で動作します。

製品情報 (1)

部品番号	パッケージ	本体サイズ (公称)
HD3SS214	nFBGA (50)	5.00mm × 5.00mm
HD3SS214I		

(1) 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。



簡略回路図

Table of Contents

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from , to , (from Revision B (June 2017) to Revision C (December 2020)) **Page**

- 「タイトル」と「特長」を DisplayPort 1.3 から DisplayPort 1.4 に変更 1
- 注：MicroStar Jr. BGA パッケージのデバイスは、ラミネート nFBGA パッケージを使用して再設計されています。この nFBGA パッケージは、データシート上、同等の電気的性能を実現します。また、MicroStar Jr. BGA と同等のフットプリントを実現しています。生産中止となったパッケージ識別子に代わる新しいパッケージ識別子が、データシート全体を通して更新されます。 1
- u*jr BGA を nFBGA に変更 1
- Changed u*jr ZQE to nFBGA ZXH 3
- Changed DC2(p) to DC2(n) in Pin Functions 3
- Changed DC2(n) to DC2(p) in Pin Functions 3
- Changed u*jr ZQE to nFBGA ZXH. Updated thermal data 5

Changes from Revision A (July 2016) to Revision B (June 2017) **Page**

- 「タイトル」と「特長」を DisplayPort 1.3 から DisplayPort 1.4 に変更 1

Changes from Revision * (December 2015) to Revision A (July 2016) **Page**

- Changed DC2(p) to DC2(n) in Pin Functions 3
- Changed DC2(n) to DC2(p) in Pin Functions 3

5 Pin Configuration and Functions



図 5-1. ZXH Package 50-ball (nFBGA) Top View

Pin Functions

PIN		I/O	DESCRIPTION[1]
NO.	NAME		
A1	Dx_SEL	Control I	High Speed Port Selection Control Pins
A2,J4	VDD	Supply	3.3 V Positive power supply voltage
A4	DA0(n)	I/O	Port A, Channel 0, High Speed Negative Signal
A5	DA1(n)	I/O	Port A, Channel 1, High Speed Negative Signal
A6	DA2(n)	I/O	Port A, Channel 2, High Speed Negative Signal
A8	DA3(p)	I/O	Port A, Channel 3, High Speed Positive Signal
A9	DA3(n)	I/O	Port A, Channel 3, High Speed Negative Signal

Pin Functions (continued)

PIN		I/O	DESCRIPTION(1)
NO.	NAME		
B1	DC0(n)	I/O	Port C, Channel 0, High Speed Negative Signal
B2	DC0(p)	I/O	Port C, Channel 0, High Speed Positive Signal
B3,C8,G2,G8,H4,H7	GND	Supply	Ground
B4	DA0(p)	I/O	Port A, Channel 0, High Speed Positive Signal
B5	DA1(p)	I/O	Port A, Channel 1, High Speed Positive Signal
B6	DA2(p)	I/O	Port A, Channel 2, High Speed Positive Signal
B7	OE	I	Output Enable: OE = V_{IH}: Normal Operation OE = V_{IL}: Standby Mode
B8	DB0(p)	I/O	Port B, Channel 0, High Speed Positive Signal
B9	DB0(n)	I/O	Port B, Channel 0, High Speed Negative Signal
C2	AUX_SEL	Control I	AUX/DDC Selection Control Pin in Conjunction with Dx_SEL Pin
D1	DC1(n)	I/O	Port C, Channel 1, High Speed Negative Signal
D2	DC1(p)	I/O	Port C, Channel 1, High Speed Positive Signal
D8	DB1(p)	I/O	Port B, Channel 1, High Speed Positive Signal
D9	DB1(n)	I/O	Port B, Channel 1, High Speed Negative Signal
E1	DC2(n)	I/O	Port C, Channel 2, High Speed Negative Signal
E2	DC2(p)	I/O	Port C, Channel 2, High Speed Positive Signal
E8	DB2(p)	I/O	Port B, Channel 2, High Speed Positive Signal
E9	DB2(n)	I/O	Port B, Channel 2, High Speed Negative Signal
F1	DC3(n)	I/O	Port C, Channel 3, High Speed Negative Signal
F2	DC3(p)	I/O	Port C, Channel 3, High Speed Positive Signal
F8	DB3(p)	I/O	Port B, Channel 3, High Speed Positive Signal
F9	DB3(n)	I/O	Port B, Channel 3, High Speed Negative Signal
H1	AUXC(n)	I/O	Port C AUX Negative Signal
H2	AUXC(p)	I/O	Port C AUX Positive Signal
H3	HPDB	I/O	Port B Hot Plug Detect
H6	AUXB(p)	I/O	Port B AUX Positive Signal
H5	DDCCLK_B	I/O	Port B DDC Clock Signal
H8	DDCCLK_A	I/O	Port A DDC Clock Signal
H9	AUXA(p)	I/O	Port A AUX Positive Signal
J1	HPDC	I/O	Port C Hot Plug Detect
J2	HPDA	I/O	Port A Hot Plug Detect
J3	DDCCLK_C	I/O	Port C DDC Clock Signal
J5	DDCDAT_B	I/O	Port B DDC Data Signal
J6	AUXB(n)	I/O	Port B AUX Negative Signal
J7	DDCDAT_C	I/O	Port C DDC Data Signal
J8	DDCDAT_A	I/O	Port A DDC Data Signal
J9	AUXA(n)	I/O	Port A AUX Negative Signal

(1) The high speed data ports incorporate 20-kΩ pull down resistors that are switched in when a port is not selected and switched out when the port is selected.

6 Specifications

6.1 Absolute Maximum Ratings (1) (2)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage range(3)	V_{DD}	–0.5	4	V
Voltage range	Differential I/O	–0.5	4	V
	Control pin	–0.5	V_{DD} + 0.5	
Continuous power dissipation		See セクション 6.4		

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values, except differential voltages, are with respect to network ground terminal.
(3) Tested in accordance with JEDEC Standard 22, Test Method A114-B

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Typical values for all parameters are at V_{CC} = 3.3 V and T_A = 25°C. All temperature limits are specified by design.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{DD}	Supply voltage		3	3.3	3.6	V
V_{IH}	Input high voltage	Control Pins, Signal Pins (Dx_SEL, AUX_SEL, MODE, OE)	2		V_{DD}	V
V_{IM}	Input mid level voltage	AUX_SEL Pin	V_{DD}/2 -300 mV	V_{DD}/2	V_{DD}/2 -300 mV	V
V_{IL}	Input low voltage	Control Pins, Signal Pins (Dx_SEL, AUX_SEL, MODE, OE)	-0.1		0.8	V
V_{I/O_Diff}	Differential voltage (Dx, AUXx)	Switch I/O diff voltage	0		1.8	Vpp
V_{I/O_CM}	Dx switching I/O Common mode voltage	Switch I/O common mode voltage	0		2	V
	AUXx (1) switching I/O Common mode voltage		0		3.6	
	Operating free-air temperature	HD3SS214	0		70	°C
		HD3SS214I	–40		105	°C

6.4 Thermal Information

THERMAL METRIC(1)		HD3SS214 ZXH (nFBGA) 50 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	72.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	43.1	°C/W
ψ_{JT}	Junction-to-top characterization parameter	1.6	°C/W
ψ_{JB}	Junction-to-board characterization parameter	42.9	°C/W

THERMAL METRIC[1]		HD3SS214 ZXH (nFBGA) 50 PINS	UNIT
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{IH}	Input High Current (Dx_SEL, AUX_SEL)	V_{DD} = 3.6 V, V_{IN} = V_{DD}			1	µA
I_{IM}	Input Mid Current (AUX_SEL)	V_{DD} = 3.6 V, V_{IN} = V_{DD}/2			1	µA
I_{IL}	Input Low Current (Dx_SEL, AUX_SEL)	V_{DD} = 3.6 V, V_{IN} =GND			1	µA
I_{LKG}	Leakage Current (Dx_SEL, AUX_SEL)	V_{DD} = 3.3 V, V_{IN} = 2 V, OE = 3.3 V			1	µA
	Leakage Current (HPDx)	V_{DD} = 3.3 V, V_{IN} = 2 V, OE = 3.3 V; Dx_SEL = 3.3 V			1	µA
	Leakage Current (HPDx)	V_{DD} = 3.3 V, V_{IN} = 2 V, OE = 3.3 V; Dx_SEL = GND			1	µA
I_{OFF}	Device Shut Down Current	V_{DD} = 3.6 V, OE = GND			2.5	µA
I_{DD}	Supply Current	V_{DD} = 3.6 V, Dx_SEL/AUX_SEL = VDD/GND		0.6	1	mA
DA, DB, DC HIGH SPEED SIGNAL PATH						
C_{ON}	Outputs ON Capacitance	V_{IN} = 0 V, Outputs Open, Switch ON		0.6		pF
C_{OFF}	Outputs OFF Capacitance	V_{IN} = 0 V, Outputs Open, Switch OFF		0.8		pF
R_{ON}	ON resistance	V_{DD} = 3.3 V, VC_M = 0.5 V – 1.5 V, I_O = -40 mA		8	12	Ω
ΔR_{ON}	On resistance match between pairs of the same channel	V_{DD} = 3.3 V, V_{CM} = 0.5 V ≤ V_{IN} ≤ 1.2 V, I_O = -40 mA			1.5	Ω
$R_{(FLAT\_ON)}$	On resistance flatness ($R_{ON(MAX)}$ – $R_{ON(MAIN)}$	V_{DD} = 3.3 V, V_{CM} = 0.5 V ≤ V_{IN} ≤ 1.2 V		1.3		Ω
AUXX, DDC, SIGNAL PATH						
R_{ON}(AUX)	ON resistance on AUX channel	V_{DD} = 3.3 V, V_{CM} = 0 V – V_{DD}, I_O = -8 mA		6	10	Ω
R_{ON}(DDC)	ON resistance on DDC channel	V_{DD} = 3.3 V, V_{CM} = 0.4 V, I_O = -3 mA		20	30	Ω

6.6 Electrical Characteristics, Device Parameters

over operating free-air temperature range (unless otherwise noted)

PARAMETER(1)		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_L	Dx Differential Insertion Loss	1.35 GHz		–0.9		dB
		2.7 GHz		–1.4		dB
		4.05 GHz		–1.6		dB
R_L	Dx Differential Return Loss	1.35 GHz		–17		dB
		2.7 GHz		–13		dB
		4.05 GHz		–11		dB
X_{TALK}	Dx Differential Crosstalk	1.35 GHz				dB
		2.7 GHz		–53		dB
		4.05 GHz		–47		dB
O_{IRR}	Dx Differential Off-Isolation	1.35 GHz				dB
		2.7 GHz		–26		dB
		4.05 GHz		–24		dB
AUX Bandwidth				500		MHz

(1) For Return Loss, Crosstalk, Off-Isolation, and Insertion Loss values the data was collected on a Rogers material board with minimum length traces on the input and output of the device under test.

6.7 Timing Requirements

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PD}	Switch propagation delay	R_{SC} and R_L = 50 Ω			100	ps
t_{on}	Dx_SEL/AUX_SEL–to-Switch t_{on} (Data and AUX and DDC)	R_{SC} and R_L = 50 Ω		0.7	1	µs
t_{off}	Dx_SEL/AUX_SEL–to-Switch t_{off} (Data and AUX and DDC)			0.7	1	
t_{on}	Dx_SEL/AUX_SEL –to-Switch t_{on} (HPD)	R_L = 1 kΩ		0.7	1	µs
t_{off}	Dx_SEL/AUX_SEL –to-Switch t_{off} (HPD)			0.7	1	
$t_{SK(O)}$	Inter-Pair Output Skew (CH-CH)	R_{SC} and R_L = 50 kΩ			30	ps
$t_{SK(b-b)}$	Intra-Pair Skew added (Bit-Bit)			1	5	ps

6.8 Typical Characteristics



図 6-1. Insertion Loss and –3 dB Bandwidth



図 6-2. Return Loss



図 6-3. Off Isolation

7 Detailed Description

7.1 Overview

The HD3SS214 is an analog, differential passive switch that can work for any high speed interface applications, as long as it is biased at a common mode voltage range of 0 V to 2 V and has differential signaling with differential amplitude up to 1800 mVpp.

注

HD3SS214 MUX does not provide common mode biasing for the channel. Therefore, it is required that the device is biased from either side for all active channels.

In high-speed applications and data paths, signal integrity is an important concern. The switch offers excellent dynamic performance such as high isolation, crosstalk immunity, and minimal bit-bit skew. These characteristics allow the device to function seamlessly in the system without compromising signal integrity. The 2:1/1:2, mux/de-mux device operates with ports A or B switched to port C, or port C switched to either port A or B. This flexibility allows an application to select between one of two Sources on ports A and B and send the output to the sink on port C. Similarly, a Source on port C can select between one of two Sink devices on ports A and B to send the data.

The HPD and data signals are both switched through the Dx_SEL pin. AUX and DDC are controlled with AUX_SEL and Dx_SEL.

With an OE control pin, the HD3SS214 is operational, with low active current, when this pin is high. When OE is pulled low, the device goes into standby mode and draws very little current in order to save power consumption in the application.

HD3SS214 high speed MUX channels have independent adaptive common mode tracking allowing four data paths to have different common mode voltage, simplifying system implementation and avoid inter-op issues.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 High Speed Switching

The HD3SS214 supports switching of 8.1 Gbps data rates. The high speed mux is designed with a wide –3dB differential bandwidth of 8 GHz and industry leading dynamic characteristics. All of these attributes help maintain signal integrity in the application. Each high speed port incorporates 20-kΩ pull down resistors that are switched in when the port is not selected and switched out when the port is selected. Additionally, high speed differential pairs at port C have internal 20-kΩ resistor between positive and negative pins

7.3.2 HPD, AUX, and DDC Switching

HPD, AUX, and DDC switching is supported through the HD3SS214. This enables the device to work in multiple application scenarios within multiple electrical standards. The AUXA/B and DDCA/B lines can both be switched to the AUXC port. This feature supports DP++ or AUX only adapters. For HDMI applications, the DDC channels are switched to the DDC_C port only and the AUX channel can remain active or the end user can make it float.

7.3.3 Output Enable and Power Savings

The HD3SS214 has two power modes, active/normal operating mode, and standby mode. During standby mode, the device consumes very little current to save the maximum power. To enter standby mode, the OE control pin is pulled low and must remain low. For active/normal operation, the OE control pin should be pulled high to VDD through a resistor.

7.4 Device Functional Modes

The HD3SS214 behaves as a two to one or one to two using high bandwidth pass gates. The input ports are selected using the Dx_SEL pin and Dx_SEL pin which are shown in 表 7-1.

表 7-1. AUX/DDC Switch Control Logic(2)

CONTROL LINES		SWITCHED I/O PINS(1)								
AUX_SEL	Dx_SEL	DCz(p) Pin z = 0, 1 ,2 or 3	DCz(n) Pin z = 0, 1 ,2 or 3	HPDC Pin	AUXA	AUXB	AUXC	DDCA	DDCB	DDCC
L	L	DAz(p)	DAz(n)	HPDA	To/From AUXC	Z	To/From AUXA	Z	Z	Z
L	H	DBz(p)	DBz(n)	HPDB	Z	To/From AUXC	To/From AUXB	Z	Z	Z
H	L	DAz(p)	DAz(n)	HPDA	Z	Z	To/From DDCA	To/From AUXC	Z	Z
H	H	DBz(p)	DBz(n)	HPDB	Z	Z	To/From DDCB	Z	To/From AUXC	Z
M(1)	L	DAz(p)	DAz(n)	HPDA	To/From AUXC	Z	To/From AUXA	To/From DDCC	Z	To/From DDCA
M(1)	H	DBz(p)	DBz(p)	HPDB	Z	To/From AUXC	To/From AUXB	Z	To/From DDCC	To/From DDCB

(1) Z = High Impedance
(2) OE pin - For normal operation, drive OE high. Driving the OE pin low will disable the switch. Note: The ports which are not selected by the control lines will be in high impedance status.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The HD3SS214 is a 1:2/2:1 DP switch that supports 8.1 Gbps data rates and DP++. This switch is bi-directional, so it can be used to switch two inputs to one output or one input to one of two outputs. In addition to main link switching, this switch also supports AUX and DDC switching, which simplifies DP++ implementation. 3.3 V is used to supply power to the switch.

8.2 Typical Application

8.2.1 Dual GPU With Docking Station Support

Many consumer devices require multiple video sources to be routed to multiple output sinks. One example of these devices is a dual-GPU laptop with docking station support. The laptop has two video sources that can be chosen: one low-power integrated GPU and one high-power discrete GPU. The video stream from one of these sources needs to be routed to one of two outputs: the docking station port or the laptop DisplayPort video port. In order to support this functionality, a high data rate, multi-input/multi-output switch system is required.



図 8-1. Dual GPU with Docking Station Support

8.2.2 Design Requirements

For this design example, use the parameters shown in 表 8-1.

表 8-1. Design Parameters

PARAMETER	VALUE
V_{DD}	3.3 V
Source	DP x1
Sink	DP x2
AUX_SEL Level	M

表 8-1. Design Parameters (continued)

PARAMETER	VALUE
DP++ Support	No

8.2.3 Detailed Design Procedure

8.2.3.1 DP Inputs

The HD3SS214 is used as a 1:2 DP switch, the DCx[p/n] are connected to the GPU; the outputs (DAx[p/n] and DBx[p/n]) are routed to the ++DP connectors of the platform.

注

This application information is only to show the principles of operation of the HD3SS214 and not the requirements of all the implementation. Many implementations will require external circuitry to compensate for signal loss (like a DP re-driver).

8.2.3.2 Source Selection Interface

Two control pins on the HD3SS214 are responsible for selecting the incoming DP signal: Dx_SEL and AUX_SEL. Dx_SEL controls which high speed ports are selected. A low signal on Dx_SEL corresponds to Port A routed to Port C and a high signal corresponds to Port B routed to Port C. A slide switch is used to select the level for this signal. In an embedded application, this switch can be replaced by a GPIO signal from a microcontroller.

AUX channel is controlled by AUX_SEL. This pin configures the switch to route the incoming AUX signal to the outgoing AUX path, when AUX_SEL = 0 the AUXA channel will be routed to AUXC, when AUX_SEL = 1 the AUXB channel will be routed to AUXC. 図 8-2 shows the selection circuitry.



図 8-2. AUX_SEL Schematic

8.2.4 DP++ Support

The HD3SS214 supports DP++ implementations.



図 8-3. DP++ Docking Station Support

8.2.4.1 Design Requirements

For this example, use the parameters shown in 表 8-2

表 8-2. Design Parameters

PARAMETER	VALUE
V_{DD}	3.3 V
Source	DP x1
Sink	DP x2
AUX_SEL Level	M
DP++ Support	Yes

8.2.4.2 Detailed Design Procedure

For applications involving DP++ support, following design procedures must be followed.

8.2.4.2.1 AUX and DDC Switching

The HD3SS214 supports DP++ implementations.

According to the DP++ standard, the DP AUX line is repurposed as the DDC line when HDMI signals are being transmitted. Unfortunately, the AUX and DDC signals have very different electrical requirements. AUX is a differential signal that requires AC coupling, while DDC uses I^2C protocol, which needs pull-up resistors. As a result, these signals are electrically incompatible if extra circuitry is not designed to accommodate the signals.

The source selection design block uses conditional pull-up resistors to support AUX and DDC signals on a unified line.図 8-4 illustrates the circuit that was used to enable the signal.



図 8-4. Combined AUX/DDC Circuitry

In this circuit, the unified AUX/DDC lines are split into two branches prior to entering the HD3SS214. One branch is AC coupled and is connected to the AUX inputs of the HD3SS214. The other is connected to the DDC inputs. AUX_SEL is configured so that the HD3SS214 transmits both of these through the switch. A conditional pull-up resistor system is connected to the DDC branch of the line. This resistor system will enable the pull-up resistors on the line only when HDMI/DVI signals are being transmitted, that is, when AUX is transmitting DDC signals. This prevents the AUX signal from being interfered with during standard DP mode and enables I2C DDC signaling during HDMI/DVI mode

The control input for the conditional pull-up circuit is the Cable Adaptor Detect (CAD) signal. When an HDMI or DVI sink is being used, this signal goes high, which indicates that the AUX line must transmit the DDC signal. When a standard DP sink is being used, the CAD signal goes low, indicating that the AUX line is transmitting its normal AUX signal. In this way, the CAD signal indicates when the AUX/DDC lines need pull-up resistors and when they do not.

The conditional pull-up circuit consists of an inverter, a p-type MOSFET, and two pull-up resistors. The FET acts as a switch between the pull-up resistors. When CAD is high (indicating that pull-up resistors are needed), the inverter outputs a low signal, which brings the Vgs of the FET below the FET's threshold voltage. Pulling Vgs below the threshold voltage turns the p-type FET on. When the FET turns on, it connects the AUX line's pull-up resistors to VCC, which enables them.

The chosen inverter is a Texas Instruments SN74AHC1G04 inverter, which has very fast response times and very good electrical characteristics for V_{OH} and V_{OL}. The MOSFET chosen is a Texas Instruments TPS1120 (SLVS080). This device has a convenient dual transistor package, an ideal threshold voltage and very low drain-to-source resistance when on. Together, these two devices have a desirable noise margin of 0.9 V.

8.2.4.2.2 CONFIG1 and CONFIG2 Routing

The HD3SS214 only routes the high speed main link, AUX, and Hot Plug Detect (HPD) lines, which means CONFIG1 and CONFIG2 lines need to be routed externally. This is necessary because these lines are important for DP++ as CONFIG1 carries the CAD signal.

A Texas Instruments TS3USB221 (SCDS263) is used to route these signals. It is a 2:1/1:2 USB switch that operates similarly to the HD3SS214. Each port has two inputs, so it is ideal for the CONFIG signals. SRC_SEL is used to select which source the CONFIG signals are from. The circuit for routing these signals can be seen in 図 8-5.



図 8-5. CONFIG Signal Routing

9 Power Supply Recommendations

There is no power supply sequence required for HD3SS214. However, it is recommended that OE is asserted high after device supply VDD is stable and in spec. It is also recommended that ample decoupling capacitors are placed at the device VCC near the pin.

10 Layout

10.1 Layout Guidelines

10.1.1 Layer Stack

Routing the high-speed differential signal traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects from the DisplayPort connectors to the repeater inputs and from the repeater output to the subsequent receiver circuit.

Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.

Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance.

Routing the fast-edged control signals on the bottom layer by prevents them from cross-talking into the high-speed signal traces and minimizes EMI.

If the receiver requires a supply voltage different from the one of the repeater, add a second power/ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also, the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly. Finally, a second power/ground system provides added isolation between the signal layers.



図 10-1. Recommended 4- or 6- Layer (0.062") Stack for a Receiver PCB Design

10.1.2 Differential Traces

Guidelines for routing PCB traces are necessary when trying to maintain signal integrity and lower EMI. Although there seems to be an endless number of precautions to be taken, this section provides only a few main recommendations as layout guidance.

1. Reduce intra-pair skew in a differential trace by introducing small meandering corrections at the point of mismatch.
2. Reduce inter-pair skew, caused by component placement and IC pinouts, by making larger meandering correction along the signal path. Use chamfered corners with a length-to-trace width ratio of between 3 and 5. The distance between bends should be 8 to 10 times the trace width.
3. Use 45 degree bends (chamfered corners), instead of right-angle (90°) bends. Right-angle bends increase the effective trace width, which changes the differential trace impedance creating large discontinuities. A 45o bends is seen as a smaller discontinuity.
4. When routing around an object, route both trace of a pair in parallel. Splitting the traces changes the line-to-line spacing, thus causing the differential impedance to change and discontinuities to occur.
5. Place passive components within the signal path, such as source-matching resistors or ac-coupling capacitors, next to each other. Routing as in case a) creates wider trace spacing than in b), the resulting discontinuity, however, is limited to a far narrower area.
6. When routing traces next to a via or between an array of vias, make sure that the via clearance section does not interrupt the path of the return current on the ground plane below.
7. Avoid metal layers and traces underneath or between the pads off the DisplayPort connectors for better impedance matching. Otherwise they will cause the differential impedance to drop below 75 Ω and fail the board during TDR testing.
8. Use the smallest size possible for signal trace vias and DisplayPort connector pads as they have less impact on the 100 Ω differential impedance. Large vias and pads can cause the impedance to drop below 85 Ω.
9. Use solid power and ground planes for 100 Ω impedance control and minimum power noise.
10. For 100 Ω differential impedance, use the smallest trace spacing possible, which is usually specified by the PCB vendor.
11. Keep the trace length between the DisplayPort connector and the DisplayPort device as short as possible to minimize attenuation.
12. Use good DisplayPort connectors whose impedances meet the specifications.
13. Place bulk capacitors (for example, 10 µF) close to power sources, such as voltage regulators or where the power is supplied to the PCB.
14. Place smaller 0.1 µF or 0.01 µF capacitors at the device.

10.2 Layout Example



図 10-2. Skew Seduction via Meandering Using Chamfered Corners



図 10-3. Routing Around an Object



図 10-4. Lumping Discontinuities



図 10-5. Avoiding via Clearance Sections



図 10-6. Keeping Planes out of the Area Between Edge-fingers

11 Device and Documentation Support

11.1 Device Support

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

11.4 Trademarks

すべての商標は、それぞれの所有者に帰属します。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
HD3SS214IZXHR	Active	Production	NFBGA (ZXH) | 50	2500 | LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 105	HD3SS214I
HD3SS214IZXHR.B	Active	Production	NFBGA (ZXH) | 50	2500 | LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 105	HD3SS214I
HD3SS214ZXHR	Active	Production	NFBGA (ZXH) | 50	2500 | LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	0 to 70	HD3SS214
HD3SS214ZXHR.B	Active	Production	NFBGA (ZXH) | 50	2500 | LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	0 to 70	HD3SS214

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
HD3SS214IZXHR	NFBGA	ZXH	50	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
HD3SS214ZXHR	NFBGA	ZXH	50	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
HD3SS214IZXHR	NFBGA	ZXH	50	2500	336.6	336.6	31.8
HD3SS214ZXHR	NFBGA	ZXH	50	2500	336.6	336.6	31.8

PLASTIC BALL GRID ARRAY



NOTES:

NanoFree is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE: 20X



SOLDER MASK DETAILS
NOT TO SCALE

4225134/A 08/2019

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.100 mm THICK STENCIL
SCALE: 20X

4225134/A 08/2019

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265