

HD3SS213 5.4Gbps DisplayPort 1.2a 2:1/1:2 差動スイッチ

1 特長

- DisplayPort 1.2 電気規格に対応
- 最大 5.4Gbps のデータ・レートをサポートする 2:1 および 1:2 スイッチング
- HPD スイッチングをサポート
- AUX および DDC スイッチングをサポート
- 5.4GHz を超える広い -3dB 差動帯域幅
- 優れた動的特性 (2.7GHz 時):
 - クロストーク=-50dB
 - 絶縁=-25dB
 - 挿入損失=-1.5dB
 - 反射損失=-13dB
 - 最大ビット間スキュー=5ps
- V_{DD} 動作範囲: 3.3V ± 10%
- パッケージ・オプション:
 - 5mm × 5mm、50 ピン nFBGA
- 出力カーネル (OE) ピンは、消費電力を節約するためにスイッチをディセーブルします
- HD3SS213 < 10mW (スタンバイ<30μW OE = L の場合)

2 アプリケーション

- PC / ノート PC
- タブレット
- ネットワーク接続の周辺機器とプリンタ

3 概要



HD3SS213 デバイスは高速パッシブ・スイッチで、2 つのフル DisplayPort 4 レーン・ポートを、アプリケーション内で 2 つのソースのうちの 1 つから 1 つのターゲット位置に切り替えることができます。また、1 つのソースを 2 つのシンクのうちの 1 つに切り替えます。DisplayPort アプリケーションの場合、HD3SS213 は、ZEQ パッケージの補助 (AUX)、ディスプレイ・データ・チャネル (DDC)、ホット・プラグ検出 (HPD) 信号のスイッチングをサポートします。

代表的なアプリケーションの 1 つは、1 つの DisplayPort シンクを駆動する必要のある 2 つの GPU を搭載したマザーボードです。GPU は Dx_SEL ピンで選択します。もう 1 つのアプリケーションは、1 つのソースが 2 つのシンクのうちの 1 つを切り替える必要がある場合です。この例は、サイド・コネクタとドッキング・ステーション・コネクタです。スイッチングは、Dx_SEL ピンと AUX_SEL ピンを使用して制御されます。HD3SS213 は、-40°C～105°C の産業用温度範囲全体にわたって、3.3V の単一電源で動作します。

製品情報 (1)

部品番号	パッケージ	本体サイズ (公称)
HD3SS213	nFBGA (50)	5.00mm × 5.00mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



Copyright © 2016, Texas Instruments Incorporated

HD3SS213 アプリケーションのブロック図



英語版の TI 製品についての情報を翻訳したこの資料は、製品の概要を確認する目的で便宜的に提供しているものです。該当する正式な英語版の最新情報は、必ず最新版の英語版をご参照ください。TI では翻訳の正確性および妥当性につきましては一切保証いたしません。実際の設計などの前には、必ず最新版の英語版をご参照ください。

Table of Contents

1 特長.....	1	7.3 Feature Description.....	11
2 アプリケーション.....	1	7.4 Device Functional Modes.....	11
3 概要.....	1	8 Application and Implementation.....	12
4 Revision History.....	2	8.1 Application Information.....	12
5 Pin Configuration and Functions.....	3	8.2 Typical Applications.....	13
6 Specifications.....	5	9 Layout.....	16
6.1 Absolute Maximum Ratings.....	5	9.1 Layout Guidelines.....	16
6.2 ESD Ratings.....	5	9.2 Layout Example.....	17
6.3 Recommended Operating Conditions.....	5	10 Device and Documentation Support.....	18
6.4 Thermal Information.....	6	10.1 ドキュメントの更新通知を受け取る方法.....	18
6.5 Electrical Characteristics.....	6	10.2 サポート・リソース.....	18
6.6 Timing Requirements.....	7	10.3 Trademarks.....	18
6.7 Typical Characteristics.....	9	10.4 静電気放電に関する注意事項.....	18
7 Detailed Description.....	10	10.5 用語集.....	18
7.1 Overview.....	10	11 Mechanical, Packaging, and Orderable Information.....	18
7.2 Functional Block Diagram.....	10		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (December 2016) to Revision C (January 2021)	Page
• 注: MicroStar Jr. BGA パッケージのデバイスは、ラミネート nFBGA パッケージを使用して再設計されています。この nFBGA パッケージは、データシート上、同等の電気的性能を実現します。また、MicroStar Jr. BGA と同等のフットプリントを実現しています。生産中止となったパッケージ識別子に代わる新しいパッケージ識別子が、データシート全体を通して更新されます。.....	1
• u*jr BGA を nFBGA に変更.....	1
• Changed ZQE to ZXH.....	3
• Changed u*jr ZQE to nFBGA ZXH. Updated thermal data.....	6
• Changed u*jr BGA to nFBGA.....	10

Changes from Revision A (September 2013) to Revision B (December 2016)	Page
• 「製品情報」表、「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加。.....	1
• Added A2 to J4 row in Pin Functions table.....	3

Changes from Revision * (September 2013) to Revision A (September 2013)	Page
• Deleted Ordering Information.....	3

5 Pin Configuration and Functions

	1	2	3	4	5	6	7	8	9
A	Dx_SEL	VDD		DA0(n)	DA1(n)	DA2(n)		DA3(p)	DA3(n)
B	DC0(n)	DC0(p)	GND	DA0(p)	DA1(p)	DA2(p)	OE	DB0(p)	DB0(n)
C		AUX_SEL						GND	
D	DC1(n)	DC1(p)						DB1(p)	DB1(n)
E	DC2(n)	DC2(p)						DB2(p)	DB2(n)
F	DC3(n)	DC3(p)						DB3(p)	DB3(n)
G		GND						GND	
H	AUXC(n)	AUXC(p)	HPDB	GND	DDCCLK_B	AUXB(p)	GND	DDCCLK_A	AUXA(p)
J	HPDC	HPDA	DDCCLK_C	VDD	DDCDAT_B	AUXB(n)	DDCDAT_C	DDCDAT_A	AUXA(n)

nFBGA 50-Pin ZXH Package Top View

表 5-1. Pin Functions

PIN		TYPE⁽¹⁾	DESCRIPTION⁽²⁾				
NO.	NAME						
H9, J9	AUXA(p), AUXA(n)	I/O	Port A AUX positive signal Port A AUX negative signal				
H6, J6	AUXB(p), AUXB(n)	I/O	Port B AUX positive signal Port B AUX negative signal				
H2, H1	AUXC(p), AUXC(n)	I/O	Port C AUX positive signal Port C AUX negative signal				

表 5-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾
NO.	NAME		
C2	AUX_SEL	I	AUX/DDC selection control pin in conjunction with Dx_SEL Pin
NA	CADA/B/C	I/O	Port A/B/C cable activity detect
B4, A4	DA0(p), DA0(n)	I/O	Port A, Channel 0, High speed positive signal Port A, Channel 0, High speed negative signal
B5, A5	DA1(p), DA1(n)	I/O	Port A, Channel 1, High speed positive signal Port A, Channel 1, High speed negative signal
B6, A6	DA2(p), DA2(n)	I/O	Port A, Channel 2, High speed positive signal Port A, Channel 2, High speed negative signal
A8, A9	DA3(p), DA3(n)	I/O	Port A, Channel 3, High speed positive signal Port A, Channel 3, High speed negative signal
B8, B9	DB0(p), DB0(n)	I/O	Port B, Channel 0, High speed positive signal Port B, Channel 0, High speed negative signal
D8, D9	DB1(p), DB1(n)	I/O	Port B, Channel 1, High speed positive signal Port B, Channel 1, High speed negative signal
E8, E9	DB2(p), DB2(n)	I/O	Port B, Channel 2, High speed positive signal Port B, Channel 2, High speed negative signal
F8, F9	DB3(p), DB3(n)	I/O	Port B, Channel 3, High speed positive signal Port B, Channel 3, High speed negative signal
B2, B1	DC0(p), DC0(n)	I/O	Port C, Channel 0, High speed positive signal Port C, Channel 0, High speed negative signal
D2, D1	DC1(p), DC1(n)	I/O	Port C, Channel 1, High speed positive signal Port C, Channel 1, High speed negative signal
E2, E1	DC2(p), DC2(n)	I/O	Port C, Channel 2, High speed positive signal Port C, Channel 2, High speed negative signal
F2, F1	DC3(p), DC3(n)	I/O	Port C, Channel 3, High speed positive signal Port C, Channel 3, High speed negative signal
H8, J8	DDCCLK_A, DDCDAT_A	I/O	Port A DDC clock signal Port A DDC data signal
H5, J5	DDCCLK_B, DDCDAT_B	I/O	Port B DDC clock signal Port B DDC data signal
J3, J7	DDCCLK_C, DDCDAT_C	I/O	Port C DDC clock signal Port C DDC data signal
A1	Dx_SEL	I	High speed port selection control pins
B3, C8, G2, G8, H4, H7	GND	S	Ground
J2	HPDA	I/O	Port A hot plug detect
H3	HPDB	I/O	Port B hot plug detect
J1	HPDC	I/O	Port C hot plug detect
B7	OE	I	Output enable: OE = V _{IH} : Normal operation OE = V _{IL} : Standby mode
A2, J4	VDD	S	3.3-V positive power supply voltage

(1) I = Input, O = Output, S = Supply

(2) The high speed data ports incorporate 20-kΩ pulldown resistors that are switched in when a port is not selected and switched out when the port is selected.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V_{DD} ⁽²⁾		-0.5	4	V
Voltage	Differential I/O	-0.5	4	V
	Control pin	-0.5	$V_{DD} + 0.5$	
Continuous power dissipation	See セクション 6.4			
Operating free-air temperature, T_A		-40	105	°C
Storage temperature, T_{stg}			150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground terminal.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Typical values for all parameters are at $V_{CC} = 3.3$ V and $T_A = 25^\circ\text{C}$ (unless otherwise noted). All temperature limits are specified by design.

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	3	3.3	3.6	V
V_{IH}	Input high voltage	Control pins and signal pins (Dx_SEL, AUX_SEL, OE, HPDx)	2	V_{DD}	V
V_{IM}	Input mid level voltage	AUX_SEL pin	$V_{DD}/2 - 300$ mV	$V_{DD}/2 + 300$ mV	V
V_{IL}	Input low voltage	Control pins and signal pins (Dx_SEL, AUX_SEL, OE, HPDx)	-0.1	0.8	V
V_{I/O_Diff}	Differential voltage (Dx, AUXx)	Switch I/O differential voltage	0	1.8	V_{PP}
V_{I/O_CM}	Dx switching I/O common-mode voltage	Switch I/O common-mode voltage	0	2	V
	AUXx switching I/O common-mode voltage	Switch I/O common-mode voltage	0	3.6	V
I_{IH}	Input high current (Dx_SEL, AUX_SEL)	$V_{DD} = 3.6$ V, $V_{IN} = V_{DD}$		1	μA
I_{IM}	Input mid level current (AUX_SEL)	$V_{DD} = 3.6$ V, $V_{IN} = V_{DD}/2$		1	μA
I_{IL}	Input low current (Dx_SEL, AUX_SEL)	$V_{DD} = 3.6$ V, $V_{IN} = \text{GND}$		1	μA
I_{LK}	Leakage current (Dx_SEL, AUX_SEL)	$V_{DD} = 3.3$ V, $V_I = 2$ V, $OE = 3.3$ V		1	μA
	Leakage current (HPDx)	$V_{DD} = 3.3$ V, $V_I = 2$ V, $OE = 3.3$ V, Dx_SEL = 3.3 V		1	μA
		$V_{DD} = 3.3$ V, $V_I = 2$ V, $OE = 3.3$ V, Dx_SEL = GND		1	

Typical values for all parameters are at $V_{CC} = 3.3$ V and $T_A = 25^\circ\text{C}$ (unless otherwise noted). All temperature limits are specified by design.

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
I_{off}	Device shut down current $V_{DD} = 3.6$ V, OE = GND			2.5	μA
I_{DD}	Supply current $V_{DD} = 3.6$ V, Dx_SEL or AUX_SEL = V_{DD} or GND		0.6	1	mA
DA, DB, DC HIGH SPEED SIGNAL PATH					
C_{ON}	Outputs ON capacitance $V_I = 0$ V, outputs open, switch ON		1.5		pF
C_{OFF}	Outputs OFF capacitance $V_I = 0$ V, outputs open, switch OFF		1		pF
R_{ON}	ON resistance $V_{DD} = 3.3$ V, $V_{CM} = 0.5$ V to 1.5 V, $I_O = -40$ mA		8	12	Ω
ΔR_{ON}	ON resistance match between pairs of the same channel $V_{DD} = 3.3$ V, $0.5 \leq V_I \leq 1.2$ V, $I_O = -40$ mA			1.5	Ω
R_{FLAT_ON}	ON resistance flatness, $R_{ON(max)} - R_{ON(min)}$ $V_{DD} = 3.3$ V, $0.5 \leq V_I \leq 1.2$ V		1.3		Ω
AUXx, DDC SIGNAL PATH					
C_{ON}	Outputs ON capacitance $V_I = 0$ V, outputs open, switch ON		9		pF
C_{OFF}	Outputs OFF capacitance $V_I = 0$ V, outputs open, switch OFF		3		pF
$R_{ON(AUX)}$	ON resistance $V_{DD} = 3.3$ V, $V_{CM} = 0$ V – V_{DD} , $I_O = -8$ mA		6	10	Ω
$R_{ON(DDC)}$	ON resistance on DDC channel $V_{DD} = 3.3$ V, $V_{CM} = 0.4$ V, $I_O = -3$ mA		20	30	Ω

6.4 Thermal Information

THERMAL METRIC	HD3SS213	UNIT
	nFBGA (ZXH)	
	50 PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	$^{\circ}\text{C/W}$
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	$^{\circ}\text{C/W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	$^{\circ}\text{C/W}$
Ψ_{JT}	Junction-to-top characterization parameter	$^{\circ}\text{C/W}$
Ψ_{JB}	Junction-to-board characterization parameter	$^{\circ}\text{C/W}$
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	$^{\circ}\text{C/W}$

6.5 Electrical Characteristics

over recommended operating conditions; R_L and $R_{SC} = 50 \Omega$ (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R_L	1.35 GHz		-17		dB
	2.7 GHz		-13		
X_{TALK}	Dx differential crosstalk 2.7 GHz		-50		dB
O_{IRR}	Dx differential off-isolation 2.7 GHz		-25		dB
I_L	f = 1.35 GHz		-1		dB
	f = 2.7 GHz		-1.5		
AUX –3-dB bandwidth			360		MHz

(1) For return loss, crosstalk, off-isolation, and insertion loss values, the data was collected on a Rogers material board with minimum length traces on the input and output of the device under test.

6.6 Timing Requirements

over recommended operating conditions; R_L and $R_{SC} = 50 \Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PD}	Switch propagation delay	R_{SC} and $R_L = 50 \Omega$, see 図 6-2			100	ps
T_{on}	Dx_SEL/AUX_SEL-to-switch Ton (Data, AUX and DDC)	R_{SC} and $R_L = 50 \Omega$, see 図 6-1		0.7	1	μs
T_{off}	Dx_SEL/AUX_SEL-to-switch Toff (Data, AUX and DDC)	R_{SC} and $R_L = 50 \Omega$, see 図 6-1		0.7	1	μs
T_{on}	Dx_SEL/AUX_SEL-to-switch Ton (HPD)	$R_L = 50 \Omega$, see 図 6-1		0.7	1	μs
T_{off}	Dx_SEL/AUX_SEL-to-switch Toff (HPD)	$R_L = 50 \Omega$, see 図 6-1		0.7	1	μs
$T_{SK(O)}$	Inter-pair output skew (CH-CH)	R_{SC} and $R_L = 1 \text{ k}\Omega$, see 図 6-2			50	ps
$T_{SK(b-b)}$	Intra-pair output skew (bit-bit)	R_{SC} and $R_L = 1 \text{ k}\Omega$, see 図 6-2		1	5	ps






図 6-1. Select to Switch Ton and Toff



$$t_{PD} = \text{Max}(t_{p1}, t_{p2})$$


t_{SK(O)} = Difference between t_{PD} for any two pairs of outputs

$$t_{SK(b-b)} = 0.5 \times |(t_4 - t_3) + (t_1 - t_2)|$$

Copyright © 2016, Texas Instruments Incorporated

图 6-2. Propagation Delay and Skew

6.7 Typical Characteristics




7 Detailed Description

7.1 Overview

The HD3SS213 device is a high-speed passive switch offered in an industry standard 50-pin nFBGA package. The device is specified to operate from a single supply voltage of 3.3 V over the industrial temperature range of -40°C to 105°C . The HD3SS213 is a generic 4-CH high-speed mux/demux type of switch that can be used for routing high-speed signals between two different locations on a circuit board. The HD3SS213 also supports several other high speed data protocols with a differential amplitude of $< 1800 \text{ mV}_{\text{PP}}$ and a common-mode voltage of $< 2 \text{ V}$, as with USB 3.0 and DisplayPort 1.2. For display port applications, the HD3SS213 also supports switching of both the auxiliary and hot plug detect signals.

The high speed port selection control inputs of the device, Dx_SEL and AUX_SEL pins can easily be controlled by available GPIO pins within a system.

7.2 Functional Block Diagram



7.3 Feature Description

The HD3SS213 behaves as a two to one or one to two using high bandwidth pass gates (see [セクション 7.2](#)). The input ports are selected using the AUX_SEL and Dx_SEL pins which are shown in [表 7-1](#).

表 7-1. AUX/DDC Switch Control Logic

CONTROL LINES		SWITCHED I/O PINS					
AUX_SEL	Dx_SEL	AUXA	AUXB	AUXC	DDCA	DDCB	DDCC
L	L	To/From AUXC	Z	To/From AUXA	Z	Z	Z
L	H	Z	To/From AUXC	To/From AUXB	Z	Z	Z
H	L	Z	Z	To/From DDCA	To/From AUXC	Z	Z
H	H	Z	Z	To/From DDCB	Z	To/From AUXC	Z
M	L	To/From AUXC	Z	To/From AUXA	To/From DDCC	Z	To/From DDCA
M	H	Z	To/From AUXC	To/From AUXB	Z	To/From DDCC	To/From DDCB

7.4 Device Functional Modes

The HD3SS213 can be operated in normal operation mode or in shut down mode. In normal operation, the inputs ports of the HD3SS213 are routed to the output ports according to [表 7-1](#). In standby mode, the HD3SS213 is disabled to enable power savings with a typical current consumption of 2.5 μ A. The functional mode is selected through the OE input pin with HIGH for normal operation and LOW for standby.

8 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

Many interfaces require AC coupling between the source and sink. The 0402 capacitors are the preferred option to provide AC coupling, and the 0603 size capacitors also work. The 0805 size capacitors and C-packs must be avoided. When placing AC coupling capacitors symmetric placement is best. A capacitor value of $0.1 \mu\text{F}$ is best and the value must be match for the \pm signal pair. There are several placement options for the AC coupling capacitors. Because the switch requires a bias voltage, the capacitors must only be placed on one side of the switch. If they are placed on both sides of the switch, a biasing voltage must be provided. A few placement options are shown below.


In [图 8-1](#), the coupling capacitors are placed on the source pair. In this situation, the switch is biased by the sink.



Copyright © 2016, Texas Instruments Incorporated

图 8-1. Source Biased by the Sink

In [图 8-2](#), the coupling capacitors are placed between the switch and Sink. In this situation, the switch is biased by the Source




Copyright © 2016, Texas Instruments Incorporated

图 8-2. Switch Biased by the Source

8.2 Typical Applications

8.2.1 HD3SS213 AUX Channel in 2:1 Application



Copyright © 2016, Texas Instruments Incorporated

图 8-3. HD3SS213 AUX Channel in 2:1 Application Schematic

8.2.1.1 Design Requirements

表 8-1 lists the design parameters.

表 8-1. Design Parameters


PARAMETERS	VALUE
Input voltage	3.3 V
Decoupling capacitors	0.1 μ F
AC capacitors ⁽¹⁾	75 nF to 200 nF AC capacitors

(1) DAx, AUXAx, AUXBx and DBx require AC capacitors. N lines require AC capacitors. Alternate mode signals may or may not require AC capacitors.

8.2.1.2 Detailed Design Procedure


- Connect VDD and GND pins to the power and ground planes of the printed-circuit board with 0.1- μ F bypass capacitor
- Use VDD/2 logic level at AUX_SEL pin
- Use 3.3-V TTL/CMOS logic level at Dx_SEL to connect DAx to DCx
- Use GND logic level at Dx_SEL to connect DBx to DCx
- Use controlled-impedance transmission media for all the differential signals
- Ensure the received complimentary signals are with a differential amplitude of <1800 mV_{PP} and a common-mode voltage of <2 V

8.2.1.3 Application Curves



8.2.2 HD3SS213 AUX Channel in 1:2 Application

AUX channel is controlled by AUX_SEL. This pin configures the switch to route the incoming AUX signal to the outgoing AUX path, when AUX_SEL = 0 the AUXA channel is routed to AUXC, when AUX_SEL = 1 the AUXB channel is routed to AUXC.



Copyright © 2016, Texas Instruments Incorporated

图 8-8. HD3SS213 AUX Channel in 1:2 Application Schematic

Power Supply Recommendations

The HD3SS213 requires 3.3 V power sources. 3.3-V supply (VDD) must have 0.1- μ F bypass capacitors to VSS (ground) for proper operation. TI recommends one capacitor for each power terminal. Place the capacitor as close as possible to the terminal on the device and keep trace length to a minimum. Smaller value capacitors like 0.01 μ F are also recommended on the supply terminals.

9 Layout

9.1 Layout Guidelines


- Routing the high-speed differential signal traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects from the DisplayPort connectors to the repeater inputs and from the repeater output to the subsequent receiver circuit.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Decoupling capacitors must be placed next to each power terminal on the HD3SS213. Take care to minimize the stub length of the trace connecting the capacitor to the power pin.
- Avoid sharing vias between multiple decoupling capacitors.
- Place vias as close as possible to the decoupling capacitor solder pad.
- Widen VDD and/or GND planes to reduce effect if static and dynamic IR drop.

9.1.1 Differential Traces

Guidelines for routing PCB traces are necessary when trying to maintain signal integrity and lower EMI. Although there seems to be an endless number of precautions, this section provides only a few main recommendations as layout guidance.

1. Reduce intra-pair skew in a differential trace by introducing small meandering corrections at the point of mismatch.
2. Reduce inter-pair skew, caused by component placement and IC pinouts, by making larger meandering correction along the signal path. Use chamfered corners with a length-to-trace width ratio of between 3 and 5. The distance between bends must be 8 to 10 times the trace width
3. Use 45° bends instead of right-angle (90°) bends. Right-angle bends increase the effective trace width, which changes the differential trace impedance creating large discontinuities. A 45° bend is seen as a smaller discontinuity.
4. When routing around an object, route both traces of a pair in parallel. Splitting the traces changes the line-to-line spacing, thus causing the differential impedance to change and discontinuities to occur
5. Place passive components within the signal path, such as source-matching resistors or AC coupling capacitors, next to each other. Routing as in case a) creates wider trace spacing than in b). However, the resulting discontinuity is limited to a far narrower area.
6. When routing traces next to a via or between an array of vias, make sure that the via clearance section does not interrupt the path of the return current on the ground plane below
7. Avoid metal layers and traces underneath or between the pads off the DisplayPort connectors for better impedance matching. Otherwise, they cause the differential impedance to drop below 75 Ω and fail the board during TDR testing.
8. Use the smallest size possible for signal trace vias and DisplayPort connector pads as they have less impact on the 100 Ω differential impedance. Large vias and pads can cause the impedance to drop below 85 Ω.
9. Use solid power and ground planes for 100 Ω impedance control and minimum power noise.
10. For 100 Ω differential impedance use the smallest trace spacing possible, which is usually specified by the PCB vendor.
11. Keep the trace length between the DisplayPort connector and the DisplayPort device as short as possible to minimize attenuation.
12. Use good DisplayPort connectors whose impedances meet the specifications.
13. Place bulk capacitors (for example, 10 µF) close to power sources, such as voltage regulators or where the power is supplied to the PCB.
14. Place smaller 0.1-µF or 0.01-µF capacitors at the device.

9.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

図 9-1. HD3SS213 Layout Example

10 Device and Documentation Support

10.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受ける」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

10.2 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。[TI の使用条件](#)を参照してください。

10.3 Trademarks

[TI E2E™](#) is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことをお勧めします。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.5 用語集

[TI 用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
HD3SS213ZXHR	Active	Production	NFBGA (ZXH) 50	2500 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 105	HD3SS213
HD3SS213ZXHR.B	Active	Production	NFBGA (ZXH) 50	2500 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 105	HD3SS213

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
HD3SS213ZXHR	NFBGA	ZXH	50	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
HD3SS213ZXHR	NFBGA	ZXH	50	2500	336.6	336.6	31.8

PACKAGE OUTLINE

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



4225134/A 08/2019

NOTES:

NanoFree is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

NFBGA - 1 mm max height


ZXH0050A

PLASTIC BALL GRID ARRAY



LAND PATTERN EXAMPLE

SCALE: 20X



SOLDER MASK DETAILS
NOT TO SCALE

4225134/A 08/2019

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

NFBGA - 1 mm max height

ZXH0050A

PLASTIC BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.100 mm THICK STENCIL
SCALE: 20X

4225134/A 08/2019

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の默示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または默示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1)お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2)お客様のアプリケーションの設計、検証、試験、(3)お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または ti.com やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated