













**DSLVDS1047** 

JAJSGB0-SEPTEMBER 2018

# DSLVDS1047 3.3V LVDSクワッド・チャネル高速差動ライン・ドライバ

# 特長

- 最大400Mbpsの信号処理速度用に設計
- 3.3V電源の設計
- 差動スキュー標準値: 300ps
- 差動スキュー最大値: 400ps
- 最大伝搬遅延: 1.7ns
- ±350mVの差動信号
- 低消費電力(3.3V静的で13mW)
- 既存の5V LVDSレシーバと相互運用可能
- 電源オフ時にLVDS出力が高インピーダンス
- フロースルーのピン配置によりPCBレイアウトを 簡素化
- TIA/EIA-644 LVDS規格を満たすか上回る
- 工業用動作温度範囲(-40°C~+85°C)
- TSSOPパッケージで供給

#### アプリケーション

- 多機能プリンタ
- 基板間通信
- 試験/測定機器
- プリンタ
- データ・センターの相互接続
- ラボ計測機器
- 超音波スキャナ

# 3 概要

DSLVDS1047デバイスは、クワッドCMOSフロースルー差 動ライン・ドライバで、非常に低い消費電力と高いデータ 速度を必要とするアプリケーション用に設計されていま す。このデバイスは、低電圧差動信号処理(LVDS)テクノロ ジを活用し、400Mbps (200MHz)を超えるデータ速度を サポートするよう設計されています。

DSLVDS1047は低電圧のTTL/CMOS入力レベルを受け 付け、低電圧(350mV)の差動出力信号に変換します。さ らに、ドライバはTRI-STATE機能をサポートし、出力ス テージのディセーブルと負荷電流のディセーブルを行うた め、デバイスはアイドル状態で13mW (標準値)と極めて低 い消費電力を実現します。DSLVDS1047はフロースルー のピン配置を採用しているため、PCBレイアウトが簡単に なります。


ENおよびEN\*入力は互いにAND接続され、TRI-STATE 出力を制御します。イネーブルは4つのドライバすべてに 共通です。およびコンパニオン・ライン・レシーバ (DSLVDS1048)は、消費電力の大きい疑似ECLデバイス の新しい代替品として、高速のポイント・ツー・ポイント・イン ターフェイス・アプリケーション用に使用できます。

## 製品情報(1)

型番	パッケージ	本体サイズ(公称)
DSLVDS1047	TSSOP (16)	5.00mm×4.40mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にある注文情報を参照してください。

#### 図 1. アプリケーション図







# 目次

1	特長 1		8.3 Feature Description	13
2	アプリケーション1		8.4 Device Functional Modes	14
3	概要1	9	Application and Implementation	15
4	改訂履歴		9.1 Application Information	15
5	Pin Configuration and Functions		9.2 Typical Application	15
6	Specifications 4	10	Power Supply Recommendations	18
•	6.1 Absolute Maximum Ratings	11	Layout	18
	6.2 ESD Ratings		11.1 Layout Guidelines	18
	6.3 Recommended Operating Conditions 4		11.2 Layout Example	19
	6.4 Thermal Information	12	デバイスおよびドキュメントのサポート	20
	6.5 Electrical Characteristics5		12.1 ドキュメントの更新通知を受け取る方法	20
	6.6 Switching Characteristics6		12.2 コミュニティ・リソース	20
	6.7 Typical Characteristics		12.3 商標	20
7	Parameter Measurement Information 9		12.4 静電気放電に関する注意事項	20
В	Detailed Description		12.5 Glossary	
	8.1 Overview	13	メカニカル、パッケージ、および注文情報	21
	8.2 Functional Block Diagram			


# 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	リビジョン	注
2018年9月	*	初版



# **5 Pin Configuration and Functions**



#### **Pin Functions**

	PIN		DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
2	D <sub>IN1</sub>		
3	D <sub>IN2</sub>		Driven insultaria TTI /CMCC compatible
6	D <sub>IN3</sub>	'	Driver input pin, TTL/CMOS compatible
7	D <sub>IN4</sub>		
10	D <sub>OUT4+</sub>		
11	D <sub>OUT3+</sub>		New investigation delical authoritation LVDC levels
14	D <sub>OUT2+</sub>	0	Non-inverting driver output pin, LVDS levels
15	D <sub>OUT1+</sub>		
9	D <sub>OUT4</sub> -		
12	D <sub>OUT3</sub> -	0	Investiga dei or output pia IV/DC lovela
13	D <sub>OUT2</sub> -		Inverting driver output pin, LVDS levels
16	D <sub>OUT1</sub> -		
1	EN	1	Driver enable pin: When EN is low, the driver is disabled. When EN is high and EN* is low or open, the driver is enabled. If both EN and EN* are open circuit, then the driver is disabled.
8	EN*	ı	Driver enable pin: When EN* is high, the driver is disabled. When EN* is low or open and EN is high, the driver is enabled. If both EN and EN* are open circuit, then the driver is disabled.
5	GND	_	Ground pin
4	V <sub>CC</sub>	_	Power supply pin, +3.3 V ± 0.3 V

# TEXAS INSTRUMENTS

# 6 Specifications

# 6.1 Absolute Maximum Ratings

See (1)

			MIN	MAX	UNIT
Supply voltage (V <sub>CC</sub> )		-0.3	4	V	
Input voltage (D <sub>IN</sub> )			-0.3	V <sub>CC</sub> + 0.3	V
Enable input voltage (EN, I	EN*)		-0.3	V <sub>CC</sub> + 0.3	V
Output voltage (D <sub>OUT+</sub> , D <sub>O</sub>	υT_)		-0.3	3.9	V
Short-circuit duration	(D <sub>OUT+</sub> , D <sub>OUT-</sub> )		Cont	tinuous	
Maximum package power	PW0016A package			866	mW
dissipation at +25°C	Derate PW0016A package	above +25°C		6.9	mW/°C
Lead temperature	Soldering (4 s)			260	°C
Maximum junction tempera	ture		150	°C	
Storage temperature, T <sub>stg</sub>		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (2)	±1200	
V <sub>(ESD)</sub> Electrostatic discharge <sup>(1)</sup>	Electrostatic discharge <sup>(1)</sup>	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(3)</sup>	±200	V
		Machine Model	±1200	

(1) ESD Ratings:

HBM (1.5 kΩ, 100 pF)

EIAJ (0 Ω, 200 pF)

- (2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3	3.3	3.6	V
Operating free air temperature, T <sub>A</sub>	-40	25	85	°C

#### 6.4 Thermal Information

		DSLVDS1047	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	114	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	59	°C/W
ΨЈТ	Junction-to-top characterization parameter	8	°C/W
ΨЈВ	Junction-to-board characterization parameter	58	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

www.ti.com JAJSGB0-SEPTEMBER 2018

#### 6.5 Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified (1)(2)(3)

	PARAMETER	TEST CONDITIONS	PIN	MIN	TYP	MAX	UNIT
V <sub>OD1</sub>	Differential output voltage			250	310	450	mV
$\Delta V_{OD1}$	Change in magnitude of V <sub>OD1</sub> for complementary output states				1	35	mV
Vos	Offset voltage	$R_1 = 100 \Omega \text{ (Figure 18)}$		1.125	1.17	1.375	V
$\Delta V_{OS}$	Change in magnitude of V <sub>OS</sub> for complementary output states	R <sub>L</sub> = 100 12 (Figure 18)	D <sub>OUT+</sub>		1	25	mV
V <sub>OH</sub>	Output high voltage				1.33	1.6	V
$V_{OL}$	Output low voltage			0.9	1.02		V
$V_{IH}$	Input high voltage			2		$V_{CC}$	V
V <sub>IL</sub>	Input low voltage		D <sub>IN</sub> ,	GND		0.8	V
I <sub>IH</sub>	Input high current	V <sub>IN</sub> = V <sub>CC</sub> or 2.5 V	EÑ,		2	15	μA
$I_{\rm IL}$	Input low current	V <sub>IN</sub> = GND or 0.4 V	EN*		2	15	μA
$V_{CL}$	Input clamp voltage	I <sub>CL</sub> = −18 mA		-1.5	-0.8		V
I <sub>OS</sub>	Output short-circuit current <sup>(4)</sup>	ENABLED, D <sub>IN</sub> = V <sub>CC</sub> , D <sub>OUT+</sub> = 0 V or D <sub>IN</sub> = GND, D <sub>OUT-</sub> = 0 V			-4	-8	mA
I <sub>OSD</sub>	Differential output short-circuit current <sup>(4)</sup>	ENABLED, V <sub>OD</sub> = 0 V	D <sub>OUT</sub> -		-4.2	-9	mA
I <sub>OFF</sub>	Power-off leakage	$V_{OUT} = 0 \text{ V or } 3.6 \text{ V}, V_{CC} = 0 \text{ V or } 0$	D <sub>OUT+</sub>	-20	±1	20	μΑ
I <sub>OZ</sub>	Output TRI-STATE current	EN = 0.8 V and EN* = 2.0 V V <sub>OUT</sub> = 0 V or V <sub>CC</sub>		-10	±1	10	μΑ
Icc	No load supply current drivers enabled	D <sub>IN</sub> = V <sub>CC</sub> or GND			4	8	mA
I <sub>CCL</sub>	Loaded supply current drivers enabled	$R_L$ = 100 $\Omega$ all channels, $D_{IN}$ = $V_{CC}$ or GND (all inputs)	V <sub>CC</sub>		20	30	mA
I <sub>CCZ</sub>	No load supply current drivers disabled	$D_{IN} = V_{CC}$ or GND, EN = GND, EN* = $V_{CC}$			2.2	6	mA

Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except: V<sub>OD1</sub> and ΔV<sub>OD1</sub>.
 All typicals are given for: V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = +25°C.
 The DSLVDS1047 is a current mode device and only functions within datasheet specifications when a resistive load is applied to the

driver outputs typical range is (90  $\Omega$  to 110  $\Omega$ ).

<sup>(4)</sup> Output short circuit current (I<sub>OS</sub>) is specified as magnitude only, minus sign indicates direction only.

# STRUMENTS

## 6.6 Switching Characteristics


 $V_{CC} = +3.3V \pm 10\%$ ,  $T_A = -40$ °C to +85°C<sup>(1)(2)(3)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PHLD</sub>	Differential propagation delay high to low		0.5	0.9	1.7	ns
t <sub>PLHD</sub>	Differential propagation delay low to high		0.5	1.2	1.7	ns
t <sub>SKD1</sub>	Differential pulse skew $ t_{PHLD} - t_{PLHD} ^{(4)}$	D 100 O C 15 p C		0.3	0.4	ns
t <sub>SKD2</sub>	Channel-to-channel skew <sup>(5)</sup>	$R_L = 100 \Omega$ , $C_L = 15 pF$ (Figure 19 and Figure 20)		0.4	0.5	ns
t <sub>SKD3</sub>	Differential part-to-part skew <sup>(6)</sup>		0		1	ns
t <sub>SKD4</sub>	Differential part-to-part skew <sup>(7)</sup>		0		1.2	ns
t <sub>TLH</sub>	Rise time			0.5	1.5	ns
t <sub>THL</sub>	Fall time			0.5	1.5	ns
t <sub>PHZ</sub>	Disable time high to Z			2	5	ns
t <sub>PLZ</sub>	Disable time low to Z	$R_1 = 100 \Omega, C_1 = 15 pF$		2	5	ns
t <sub>PZH</sub>	Enable time Z to high	(Figure 21 and Figure 22)		3	7	ns
t <sub>PZL</sub>	Enable time Z to low			3	7	ns
f <sub>MAX</sub>	Maximum operating frequency (8)		200	250		MHz

- All typicals are given for:  $V_{CC}=3.3~V,~T_A=+25^{\circ}C.$ Generator waveform for all tests unless otherwise specified: f = 1 MHz,  $Z_O=50~\Omega,~t_r\leq 1~ns$ , and  $t_f\leq 1~ns$ .
- C<sub>1</sub> includes probe and jig capacitance.
- $t_{SKD1}$   $|t_{PHLD} t_{PLHD}|$  is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- t<sub>SKD2</sub> is the differential channel-to-channel skew of any event on the same device.
- $t_{SKD3}$ , differential part-to-part skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V<sub>CC</sub> and within 5°C of each other within the operating temperature range.
- t<sub>SKD4</sub>, part to part skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t<sub>SKD4</sub> is defined as |Max - Min| differential propagation delay.
- $f_{MAX}$  generator input conditions:  $t_r = t_f < 1$  ns (0% to 100%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle = 45% / 55%, VOD > 250 mV, all channels switching.




# 6.7 Typical Characteristics




# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**



# 7 Parameter Measurement Information




Figure 18. Driver  $V_{\text{OD}}$  and  $V_{\text{OS}}$  Test Circuit



# **Parameter Measurement Information (continued)**




Figure 19. Driver Propagation Delay and Transition Time Test Circuit




Figure 20. Driver Propagation Delay and Transition Time Waveforms




Figure 21. Driver TRI-STATE Delay Test Circuit

JAJSGB0-SEPTEMBER 2018 www.ti.com

# **Parameter Measurement Information (continued)**




Figure 22. Driver TRI-STATE Delay Waveform

# TEXAS INSTRUMENTS

## 8 Detailed Description

#### 8.1 Overview

LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 24. This configuration provides a clean signaling environment for the fast edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic differential impedance of the media is in the range of 100  $\Omega$ . A termination resistor of 100  $\Omega$  (selected to match the media), and is located as close to the receiver input pins as possible. The termination resistor converts the driver output current (current mode) into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DSLVDS1047 differential line driver is a balanced current source design. A current mode driver, generally speaking has a high output impedance and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The output current is typically 3.1 mA, a minimum of 2.5 mA, and a maximum of 4.5 mA. The current mode driver requires that a resistive termination be employed to terminate the signal and to complete the loop as shown in Figure 24. AC or unterminated configurations are not allowed. The 3.1-mA loop current develops a differential voltage of 310 mV across the  $100-\Omega$  termination resistor which the receiver detects with a 250-mV minimum differential noise margin, (driven signal minus receiver threshold (250 mV - 100 mV = 150 mV). The signal is centered around +1.2 V (Driver Offset,  $V_{OS}$ ) with respect to ground as shown in Figure 23.

#### **NOTE**

The steady-state voltage ( $V_{SS}$ ) peak-to-peak swing is twice the differential voltage ( $V_{OD}$ ) and is typically 620 mV.


The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case from 20 MHz to 50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static  $I_{CC}$  requirements of the ECL/PECL designs. LVDS requires > 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.

The TRI-STATE function allows the driver outputs to be disabled, thus obtaining an even lower power state when the transmission of data is not required.

JAJSGB0-SEPTEMBER 2018

#### 8.2 Functional Block Diagram

**INSTRUMENTS** 



#### 8.3 Feature Description

#### 8.3.1 LVDS Fail-Safe

This section addresses the common concern of fail-safe biasing of LVDS interconnects, specifically looking at the DSLVDS1047 driver outputs and the DSLVDS1048 receiver inputs.

The LVDS receiver is a high-gain, high-speed device that amplifies a small differential signal (20 mV) to CMOS logic levels. Due to the high gain and tight threshold of the receiver, take care to prevent noise from appearing as a valid signal.

The internal fail-safe circuitry of the receiver is designed to source or sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated, or shorted receiver inputs.

- 1. Open Input Pins. The DSLVDS1048 is a guad receiver device, and if an application requires only 1, 2, or 3 receivers, the unused channel(s) inputs must be left OPEN. Do not tie unused receiver inputs to ground or any other voltages. The input is biased by internal high value pullup and pulldown resistors to set the output to a HIGH state. This internal circuitry ensures a HIGH, stable output state for open inputs.
- 2. Terminated Input. If the DSLVDS1047 driver is disconnected (cable unplugged), or if the DSLVDS1047 driver is in a TRI-STATE or power-off condition, the receiver output is again in a HIGH state, even with the end of cable  $100-\Omega$  termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10 mV of differential noise, the receiver may see the noise as a valid signal and switch. To insure that any noise is seen as common-mode and not differential, a balanced interconnect must be used. Twisted pair cable offers better balance than flat ribbon cable.
- 3. Shorted Inputs, If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0-V differential input voltage, the receiver output remains in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (GND to 2.4 V). It is only supported with inputs shorted and no external common-mode voltage applied.

## **Feature Description (continued)**

External lower value pullup and pulldown resistors (for a stronger bias) may be used to boost fail-safe in the presence of higher noise levels. The pullup and pulldown resistors should be in the  $5-k\Omega$  to  $15-k\Omega$  range to minimize loading and waveform distortion to the driver. The common-mode bias point should be set to approximately 1.2 V (less than 1.75 V) to be compatible with the internal circuitry.




Figure 23. Driver Output Levels

#### 8.4 Device Functional Modes

Table 1 lists the functional modes DSLVDS1047.

**Table 1. Truth Table** 

	ENABLES	INPUT	ОИТІ	PUTS
EN EN*		D <sub>IN</sub>	D <sub>OUT+</sub>	D <sub>OUT</sub> -
11	L or Open	L	L	Н
П		Н	Н	L
All other comb	pinations of ENABLE inputs	Х	Z	Z



# 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The DSLVDS1047 has a flow-through pinout that allows for easy PCB layout. The LVDS signals on one side of the device easily allows for matching electrical lengths of the differential pair trace lines between the driver and the receiver as well as allowing the trace lines to be close together to couple noise as common-mode. Noise isolation is achieved with the LVDS signals on one side of the device and the TTL signals on the other side.

# 9.2 Typical Application




Figure 24. Point-to-Point Application

# **Typical Application (continued)**

#### 9.2.1 Design Requirements

When using LVDS devices, it is important to remember to specify controlled impedance PCB traces, cable assemblies, and connectors. All components of the transmission media should have a matched differential impedance of about  $100 \Omega$ . They should not introduce major impedance discontinuities.

Balanced cables (for example, twisted pair) are usually better than unbalanced cables (ribbon cable) for noise reduction and signal quality. Balanced cables tend to generate less EMI due to field canceling effects and also tend to pick up electromagnetic radiation as common-mode (not differential mode) noise which is rejected by the LVDS receiver.

For cable distances < 0.5 M, most cables can be made to work effectively. For distances 0.5 M  $\leq$  d  $\leq$  10 M, CAT5 (Category 5) twisted pair cable works well, is readily available and relatively inexpensive.

<b>5</b> 1				
DESIGN PARAMETERS	EXAMPLE VALUE			
Driver Supply Voltage (V <sub>CC</sub> )	3.0 to 3.6 V			
Driver Input Voltage	0 to 3.6 V			
Driver Signaling Rate	DC to 400 Mbps			
Interconnect Characteristic Impedance	100 Ω			
Termination Resistance	100 Ω			
Number of Receiver Nodes	1			
Ground shift between driver and receiver	±1 V			

**Table 2. Design Requirements** 

#### 9.2.2 Detailed Design Procedure

## 9.2.2.1 Probing LVDS Transmission Lines

Always use high impedance (> 100 k $\Omega$ ), low capacitance (< 2 pF) scope probes with a wide bandwidth (1 GHz) scope. Improper probing gives deceiving results.

## 9.2.2.2 Data Rate vs Cable Length Graph Test Procedure

A pseudo-random bit sequence (PRBS) of  $2^9-1$  bits was programmed into a function generator (Tektronix HFS9009) and connected to the driver inputs through  $50-\Omega$  cables and SMB connectors. An oscilloscope (Tektronix 11801B) was used to probe the resulting eye pattern, measured differentially at the input to the receiver. A  $100-\Omega$  resistor was used to terminate the pair at the far end of the cable. The measurements were taken at the far end of the cable, at the input of the receiver, and used for the jitter analysis for this graph (Figure 17). The frequency of the input signal was increased until the measured jitter ( $t_{tcs}$ ) equaled 20% with respect to the unit interval ( $t_{tui}$ ) for the particular cable length under test. Twenty percent jitter is a reasonable place to start with many system designs. The data used was NRZ. Jitter was measured at the 0-V differential voltage of the differential eye pattern. The DSLVDS1047 and DSLVDS1048 can be evaluated using the new DS90LV047-048AEVM.

Figure 25 shows very good typical performance that can be used as a design guideline for data rate vs cable length. Increasing the jitter percentage increases the curve respectively, allowing the device to transmit faster over longer cable lengths. This relaxes the jitter tolerance of the system allowing more jitter into the system, which could reduce the reliability and efficiency of the system. Alternatively, decreasing the jitter percentage has the opposite effect on the system. The area under the curve is considered the safe operating area based on the above signal quality criteria. For more information on eye pattern testing, please see *AN-808 Long Transmission Lines and Data Signal Quality* (SNLA028).



# 9.2.3 Application Curve




Figure 25. Power Supply Current vs Frequency

# TEXAS INSTRUMENTS

# 10 Power Supply Recommendations

Although the DSLVDS1047 draws very little power while at rest. At higher switching frequencies there is a dynamic current component which increases the overall power consumption. The DSLVDS1047 power supply connection must take this additional current consumption into consideration for maximum power requirements.

# 11 Layout

# 11.1 Layout Guidelines

- Use at least 4 PCB layers (top to bottom); LVDS signals, ground, power, TTL signals.
- Isolate TTL signals from LVDS signals, otherwise the TTL may couple onto the LVDS lines. It is best to put TTL and LVDS signals on different layers which are isolated by a power/ground plane(s).
- Keep drivers and receivers as close to the (LVDS port side) connectors as possible.


#### 11.1.1 Power Decoupling Recommendations

Bypass capacitors must be used on power pins. Use high frequency ceramic (surface mount is recommended) 0.1- $\mu$ F and 0.001- $\mu$ F capacitors in parallel at the power supply pin with the smallest value capacitor closest to the device supply pin. Additional scattered capacitors over the printed-circuit board improves decoupling. Multiple vias must be used to connect the decoupling capacitors to the power planes. A 10- $\mu$ F (35-V) or greater solid tantalum capacitor must be connected at the power entry point on the printed-circuit board between the supply and ground.

#### 11.1.2 Differential Traces

Use controlled impedance traces which match the differential impedance of your transmission medium (that is, cable) and termination resistor. Run the differential pair trace lines as close together as possible as soon as they leave the IC (stubs must be < 10 mm long). This helps eliminate reflections and ensure noise is coupled as common-mode. In fact, we have seen that differential signals which are 1 mm apart radiate far less noise than traces 3 mm apart since magnetic field cancellation is much better with the closer traces. In addition, noise induced on the differential lines is much more likely to appear as common-mode which is rejected by the receiver.

Match electrical lengths between traces to reduce skew. Skew between the signals of a pair means a phase difference between signals, which destroys the magnetic field cancellation benefits of differential signals and EMI, results.



Do not rely solely on the autoroute function for differential traces. Carefully review dimensions to match differential impedance and provide isolation for the differential lines. Minimize the number or vias and other discontinuities on the line.

Avoid 90° turns (these cause impedance discontinuities). Use arcs or 45° bevels.

Within a pair of traces, the distance between the two traces must be minimized to maintain common-mode rejection of the receivers. On the printed-circuit board, this distance must remain constant to avoid discontinuities in differential impedance. Minor violations at connection points are allowable.

#### 11.1.3 Termination

Use a termination resistor which best matches the differential impedance or your transmission line. The resistor must be between 90  $\Omega$  and 130  $\Omega$ . Remember that the current mode outputs need the termination resistor to generate the differential voltage. LVDS does not work without resistor termination. Typically, connecting a single resistor across the pair at the receiver end will suffice.



www.tij.co.jp

# **Layout Guidelines (continued)**

Surface mount 1% to 2% resistors are best. PCB stubs, component lead, and the distance from the termination to the receiver inputs must be minimized. The distance between the termination resistor and the receiver should be < 10 mm (12 mm maximum).

# 11.2 Layout Example




Figure 26. Layout Recommendation

# TEXAS INSTRUMENTS

# 12 デバイスおよびドキュメントのサポート

# 12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

## 12.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™オンライン・コミュニティ *TIのE2E(Engineer-to-Engineer)コミュニティ。*エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイディアを検討して、問題解決に役立てることができます。

設計サポート *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

#### 12.3 商標

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

## 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



www.tij.co.jp JAJSGB0-SEPTEMBER 2018

# 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
DOLVIDO4047DWD	A -4:	Deadwatian	TCCOD (DW)   40	0500 11 ADOE 70D	V	(4)	(5)	40 to 05	DCLV/DC
DSLVDS1047PWR	Active	Production	TSSOP (PW)   16	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DSLVDS 1047
DSLVDS1047PWR.B	Active	Production	TSSOP (PW)   16	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DSLVDS 1047
DSLVDS1047PWT	Active	Production	TSSOP (PW)   16	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DSLVDS 1047
DSLVDS1047PWT.B	Active	Production	TSSOP (PW)   16	250   SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	DSLVDS 1047

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.




# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Aug-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DSLVDS1047PWR	TSSOP	PW	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
DSLVDS1047PWT	TSSOP	PW	16	250	177.8	12.4	6.95	5.6	1.6	8.0	12.0	Q1

www.ti.com 1-Aug-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DSLVDS1047PWR	TSSOP	PW	16	2500	367.0	367.0	35.0
DSLVDS1047PWT	TSSOP	PW	16	250	210.0	185.0	35.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated