



DS90LV049H 高温対応 3V LVDS デュアル・ライン・ドライバおよびレシーバ・ペア

1 特長

- 高温 (+125°C) 動作に対応
- 最高 400Mbps のスイッチング速度
- フロースルーのピン配置によりPCBレイアウトを簡素化
- ドライバのチャネル間スキュー : 50ps (標準値)
- レシーバのチャネル間スキュー : 50ps (標準値)
- 3.3V 単一電源設計
- TRI-STATE 出力制御
- レシーバ入力に内部でフェイルセーフ・バイアスを印加
- 低消費電力 : 70mW (3.3V 固定)
- 電源オフ時に LVDS 出力が高インピーダンス
- TIA/EIA-644-A LVDS 規格に準拠
- 低背型の 16 ピン TSSOP パッケージで供給

2 アプリケーション

- 基板間通信
- 試験/測定機器
- モータ駆動
- LED ビデオ・ウォール
- ワイヤレス・インフラ
- 通信インフラ
- 多機能プリンタ
- NIC カード
- ラック・サーバー
- 超音波スキャナ

3 概要

DS90LV049H は、超低消費電力、非常に優れたノイズ耐性、高いデータ・スループットを必要とするアプリケーション用に設計された、デュアル CMOS 差動ライン・ドライバ / レシーバ・ペアです。このデバイスは、低電圧差動信号 (LVDS) テクノロジーを活用し、400Mbps を超えるデータ速度をサポートするよう設計されています。DS90LV049H は TSSOP パッケージを採用しているため、PCB レイアウトが簡単なフロー・スルー配線が可能です。

DS90LV049H のドライバは LVTTTL/LVCMOS 信号を受け取り、LVDS 信号に変換します。レシーバは LVDS 信号を受け取り、3V CMOS 信号に変換します。LVDS 入力バッファはフェイルセーフ・バイアスを内蔵しており、レシーバ入力がフローティングの場合、出力を既知の H (HIGH) 状態にします。さらに、DS90LV049H は TRI-STATE 機能をサポートしており、デバイスが使用されていないときは低消費電力のアイドル状態に移行します。



EN および $\overline{\text{EN}}$ 入力は互いに AND 接続され、TRI-STATE 出力を制御します。イネーブルは 4 つのゲートすべてに共通です。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ (公称)
DS90LV049H	TSSOP (16)	5.00mm×4.40mm

(1) 提供されているすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。

機能図



目次

1	特長	1	8.3	Feature Description	11
2	アプリケーション	1	8.4	Device Functional Modes	13
3	概要	1	9	Application and Implementation	14
4	改訂履歴	2	9.1	Application Information	14
5	Pin Configuration and Functions	3	9.2	Typical Application	14
6	Specifications	4	10	Power Supply Recommendations	17
6.1	Absolute Maximum Ratings	4	11	Layout	17
6.2	ESD Ratings	4	11.1	Layout Guidelines	17
6.3	Recommended Operating Conditions	4	11.2	Layout Example	21
6.4	Thermal Information	4	12	デバイスおよびドキュメントのサポート	22
6.5	Electrical Characteristics	5	12.1	関連資料	22
6.6	Switching Characteristics	6	12.2	ドキュメントの更新通知を受け取る方法	22
6.7	Typical Characteristics	7	12.3	コミュニティ・リソース	22
7	Parameter Measurement Information	7	12.4	商標	22
8	Detailed Description	11	12.5	静電気放電に関する注意事項	22
8.1	Overview	11	12.6	Glossary	22
8.2	Functional Block Diagram	11	13	メカニカル、パッケージ、および注文情報	22

4 改訂履歴


資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Revision A (April 2013) から Revision B に変更	Page
<ul style="list-style-type: none"> 「製品情報」表、「製品比較」表、「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加 	1
<ul style="list-style-type: none"> データシートのページの上端にナビゲーション・リンクを追加し、NRND バナーを削除 	1
<ul style="list-style-type: none"> Moved the thermal resistance (θ_{JA}) parameter in the <i>Absolute Maximum Ratings</i> table to the <i>Thermal Information</i> table 	4

2013年4月発行のものから更新	Page
<ul style="list-style-type: none"> Changed layout of National Data Sheet to TI format 	17

5 Pin Configuration and Functions

**PW Package
16-Pin TSSOP
Top View**



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
D _{IN}	10, 11	I	Driver input pins, LVCMOS levels. There is a pulldown current source present.
D _{OUT+}	6, 7	O	Noninverting driver output pins, LVDS levels.
D _{OUT-}	5, 8	O	Inverting driver output pins, LVDS levels.
R _{IN+}	2, 3	I	Noninverting receiver input pins, LVDS levels. There is a pullup current source present.
R _{IN-}	1, 4	I	Inverting receiver input pins, LVDS levels. There is a pulldown current source present.
R _{OUT}	14, 15	O	Receiver output pins, LVCMOS levels.
EN, $\overline{\text{EN}}$	9, 16	I	Enable and Disable pins. There are pulldown current sources present at both pins.
V _{DD}	12	I	Power supply pin.
GND	13	I	Ground pin.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
Supply Voltage (V_{DD})		-0.3	4	V
LVCMOS Input Voltage (D_{IN})		-0.3	($V_{DD} + 0.3$)	V
LVDS Input Voltage (R_{IN+} , R_{IN-})		-0.3		V
Enable Input Voltage (EN , \overline{EN})		-0.3	($V_{DD} + 0.3$)	V
LVCMOS Output Voltage (R_{OUT})		-0.3	($V_{DD} + 0.3$)	V
LVDS Output Voltage (D_{OUT+} , D_{OUT-})		-0.3	3.9	V
LVCMOS Output Short Circuit Current (R_{OUT})			100	mA
LVDS Output Short Circuit Current (D_{OUT+} , D_{OUT-})			24	mA
LVDS Output Short Circuit Current Duration (D_{OUT+} , D_{OUT-})			Continuous	
Lead Temperature Range	Soldering (4 sec.)		260	°C
Maximum Junction Temperature			150	°C
Maximum Package Power Dissipation at +25°C	PW0016A Package		866	mW
	Derate PW0016A Package (above +25°C)		6.9	mW/°C
Storage Temperature, T_{stg}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ (1.5 k Ω , 100 pF)	7000	V
	(MM, 0 Ω , 200 pF)	250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ± 7000 V may actually have higher performance.

6.3 Recommended Operating Conditions

	MIN	TYP	MAX	UNIT
Supply Voltage (V_{DD})	+3.0	+3.3	+3.6	V
Ambient Temperature (T_A)	-40	25	+125	°C
Junction Temperature (T_J)			+130	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DS90LV049H	UNIT
		PW (TSSOP)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	109.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	40.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	57	°C/W
ψ_{JT}	Junction-to-top characterization parameter	4.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	56.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified. ⁽¹⁾⁽²⁾⁽³⁾

PARAMETER		TEST CONDITIONS	PIN	MIN	TYP	MAX	UNIT
LVCMOS Input DC Specifications (Driver Inputs, ENABLE Pins)							
V _{IH}	Input High Voltage		D _{IN} EN EN	2		V _{DD}	V
V _{IL}	Input Low Voltage			GND		0.8	V
I _{IH}	Input High Current	V _{IN} = V _{DD}		-10	1	+10	μA
I _{IL}	Input Low Current	V _{IN} = GND		-10	-0.1	+10	μA
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA		-1.5	-0.6		V
LVDS Output DC Specifications (Driver Outputs)							
V _{OD}	Differential Output Voltage	R _L = 100 Ω (Figure 2)	D _{OUT-} D _{OUT+}	250	350	450	mV
ΔV _{OD}	Change in Magnitude of V _{OD} for Complementary Output States				1	35	mV
V _{OS}	Offset Voltage			1.125	1.23	1.375	V
ΔV _{OS}	Change in Magnitude of V _{OS} for Complementary Output States				1	25	mV
I _{OS}	Output Short-Circuit Current ⁽⁴⁾	ENABLED, D _{IN} = V _{DD} , D _{OUT+} = 0 V or D _{IN} = GND, D _{OUT-} = 0 V			-5.8	-9	mA
I _{OSD}	Differential Output Short-Circuit Current ⁽⁴⁾	ENABLED, V _{OD} = 0 V			-5.8	-9	mA
I _{OFF}	Power-off Leakage	V _{OUT} = 0 V or 3.6 V V _{DD} = 0 V or Open		-20	±1	+20	μA
I _{OZ}	Output TRI-STATE Current	EN = 0 V and EN = V _{DD} V _{OUT} = 0 V or V _{DD}		-10	±1	+10	μA
LVDS Input DC Specifications (Receiver Inputs)							
V _{TH}	Differential Input High Threshold	V _{CM} = 1.2 V, 0.05 V, 2.35 V	R _{IN+} R _{IN-}		-15	35	mV
V _{TL}	Differential Input Low Threshold			-100	-15		mV
V _{CMR}	Common-Mode Voltage Range			0.05		3	V
I _{IN}	Input Current	V _{DD} =3.6 V V _{IN} =0 V or 2.8 V		-12	±4	+12	μA
		V _{DD} =0 V V _{IN} =0 V or 2.8 V or 3.6 V		-10	±1	+10	μA
LVCMOS Output DC Specifications (Receiver Outputs)							
V _{OH}	Output High Voltage	I _{OH} = -0.4 mA, V _{ID} = 200 mV	R _{OUT}	2.7	3.3		V
V _{OL}	Output Low Voltage	I _{OL} = 2 mA, V _{ID} = 200 mV			0.05	0.25	V
I _{OZ}	Output TRI-STATE Current	Disabled, V _{OUT} =0 V or V _{DD}		-10	±1	+10	μA
General DC Specifications							
I _{DD}	Power Supply Current ⁽⁵⁾	EN = 3.3 V	V _{DD}		21	35	mA
I _{DDZ}	TRI-State Supply Current	EN = 0 V			15	25	mA

- (1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except: V_{TH} , V_{TL} , V_{OD} and ΔV_{OD} .
- (2) All typical values are given for: $V_{DD} = +3.3 \text{ V}$, $T_A = +25^\circ\text{C}$.
- (3) The DS90LV049H's drivers are current mode devices and only function within datasheet specifications when a resistive load is applied to their outputs. The typical range of the resistor values is 90Ω to 110Ω .
- (4) Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only.
- (5) Both driver and receiver inputs are static. All LVDS outputs have 100Ω load. All LVCMOS outputs are floating. None of the outputs have any lumped capacitive load.

6.6 Switching Characteristics

 $V_{DD} = +3.3V \pm 10\%$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ ⁽¹⁾⁽²⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
LVDS Outputs (Driver Outputs)						
t _{PHLD}	Differential Propagation Delay High to Low	R _L = 100 Ω (Figure 3 and Figure 4)		0.7	2	ns
t _{PLHD}	Differential Propagation Delay Low to High			0.7	2	ns
t _{SKD1}	Differential Pulse Skew t _{PHLD} – t _{PLHD} (3)(4)		0	0.05	0.4	ns
t _{SKD2}	Differential Channel-to-Channel Skew(3)(5)		0	0.05	0.5	ns
t _{SKD3}	Differential Part-to-Part Skew(3)(6)		0		1	ns
t _{TLH}	Rise Time(3)		0.2	0.4	1	ns
t _{THL}	Fall Time(3)		0.2	0.4	1	ns
t _{PHZ}	Disable Time High to Z	R _L = 100 Ω (Figure 5 and Figure 6)		1.5	3	ns
t _{PLZ}	Disable Time Low to Z			1.5	3	ns
t _{PZH}	Enable Time Z to High		1	3	6	ns
t _{PZL}	Enable Time Z to Low		1	3	6	ns
f _{MAX}	Maximum Operating Frequency(7)		200	250		MHz
LVCMOS Outputs (Receiver Outputs)						
t _{PHL}	Propagation Delay High to Low	(Figure 7 and Figure 8)	0.5	2	3.5	ns
t _{PLH}	Propagation Delay Low to High		0.5	2	3.5	ns
t _{SK1}	Pulse Skew t _{PHL} – t _{PLH} (8)		0	0.05	0.4	ns
t _{SK2}	Channel-to-Channel Skew(9)		0	0.05	0.5	ns
t _{SK3}	Part-to-Part Skew(10)		0		1	ns
t _{TLH}	Rise Time(3)		0.3	0.9	1.4	ns
t _{THL}	Fall Time(3)		0.3	0.75	1.4	ns
t _{PHZ}	Disable Time High to Z	(Figure 9 and Figure 10)	3	5.6	8	ns
t _{PLZ}	Disable Time Low to Z		3	5.4	8	ns
t _{PZH}	Enable Time Z to High		2.5	4.6	7	ns
t _{PZL}	Enable Time Z to Low		2.5	4.6	7	ns
f _{MAX}	Maximum Operating Frequency(11)			200	250	

(1) All typical values are given for: $V_{DD} = +3.3\text{ V}$, $T_A = +25^\circ\text{C}$.

(2) Generator waveform for all tests unless otherwise specified: $f = 1\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 1\text{ ns}$, and $t_f \leq 1\text{ ns}$.

(3) These parameters are specified by design. The limits are based on statistical analysis of the device performance over PVT (process, voltage, temperature) ranges.

(4) t_{SKD1} or differential pulse skew is defined as $|t_{PHLD} - t_{PLHD}|$. It is the magnitude difference in the differential propagation delays between the positive going edge and the negative going edge of the same driver channel.

(5) t_{SKD2} or differential channel-to-channel skew is defined as the magnitude difference in the differential propagation delays between two driver channels on the same device.

(6) t_{SKD3} or differential part-to-part skew is defined as $|t_{PLHD\text{ Max}} - t_{PLHD\text{ Min}}|$ or $|t_{PHLD\text{ Max}} - t_{PHLD\text{ Min}}|$. It is the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V_{DD} and within 5°C of each other within the operating temperature range.

(7) f_{MAX} generator input conditions: $t_r = t_f < 1\text{ ns}$ (0% to 100%), 50% duty cycle, 0 V to 3 V. Output Criteria: duty cycle = 45%/55%, $V_{OD} > 250\text{ mV}$, all channels switching.

(8) t_{SK1} or pulse skew is defined as $|t_{PHL} - t_{PLH}|$. It is the magnitude difference in the propagation delays between the positive going edge and the negative going edge of the same receiver channel.

(9) t_{SK2} or channel-to-channel skew is defined as the magnitude difference in the propagation delays between two receiver channels on the same device.

(10) t_{SK3} or part-to-part skew is defined as $|t_{PLH\text{ Max}} - t_{PLH\text{ Min}}|$ or $|t_{PHL\text{ Max}} - t_{PHL\text{ Min}}|$. It is the difference between the minimum and maximum specified propagation delays. This specification applies to devices at the same V_{DD} and within 5°C of each other within the operating temperature range.

(11) f_{MAX} generator input conditions: $t_r = t_f < 1\text{ ns}$ (0% to 100%), 50% duty cycle, $V_{ID} = 200\text{ mV}$, $V_{CM} = 1.2\text{ V}$. Output Criteria: duty cycle = 45%/55%, $V_{OH} > 2.7\text{ V}$, $V_{OL} < 0.25\text{ V}$, all channels switching.

6.7 Typical Characteristics




Figure 1. Differential Output Voltage vs Load Resistor

7 Parameter Measurement Information




Figure 2. Driver V_{OD} and V_{OS} Test Circuit







Figure 3. Driver Propagation Delay and Transition Time Test Circuit

Parameter Measurement Information (continued)

Figure 4. Driver Propagation Delay and Transition Time Waveforms

Figure 5. Driver TRI-STATE Delay Test Circuit

Figure 6. Driver TRI-STATE Delay Waveform

Parameter Measurement Information (continued)




Figure 7. Receiver Propagation Delay and Transition Time Test Circuit




Figure 8. Receiver Propagation Delay and Transition Time Waveforms





Figure 9. Receiver TRI-STATE Delay Test Circuit

Parameter Measurement Information (continued)

Figure 10. Receiver TRI-STATE Delay Waveforms


8 Detailed Description

8.1 Overview

The DS90LV049H integrates both low-voltage differential signaling (LVDS) line drivers, with a balanced current source design, and LVDS line receivers into a single package. This device operates from a single power supply that is nominally 3.3 V, but the supply can be as low as 3.0 V and as high as 3.6 V. The input signal to the DS90LV049H LVDS line drivers is an LVCMOS/LVTTL signal. The output of the DS90LV049H LVDS line drivers is a differential signal complying with the LVDS standard (TIA/EIA-644). The input to the DS90LV049H LVDS line receivers is a differential signal complying with the LVDS Standard (TIA/EIA-644) and the output is a 3.3-V LVCMOS/LVTTL signal. The differential output signal of the DS90LV049H LVDS line drivers operates with a signal level of 350 mV, nominally, at a common-mode voltage of 1.2 V. This low differential output voltage results in low electromagnetic interference (EMI). The differential input signal of the DS90LV049H LVDS line receivers operates with a signal level of 350 mV, nominally, at a common-mode voltage of 1.2 V. The differential nature of the LVDS outputs and inputs provides immunity to common-mode coupled signals (noise) that the driven/received signal may experience.

The DS90LV049H is primarily used in point-to-point configurations, as seen in [Figure 11](#). This configuration provides a clean signaling environment for the fast edge rates of the DS90LV049H and other LVDS components. The DS90LV049H is connected through a balanced media which may be a standard twisted-pair cable, a parallel pair cable, or simply PCB traces to a LVDS receiver. Typically, the characteristic differential impedance of the media is in the range of 100 Ω . The DS90LV049H device is intended to drive a 100- Ω transmission line. The 100- Ω termination resistor is selected to match the media and is placed as close to the LVDS receiver input pins as possible.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 DS90LV049H LVDS Driver and Receiver Functionality

[Table 1](#) shows how the LVDS driver single-ended input to differential output relationship is defined for DS90LV049H. When the driver input is left open, the differential output is undefined.

Table 1. DS90LV049H LVDS Driver Functionality⁽¹⁾

INPUT	OUTPUT	
D _{INx}	D _{OUTx+}	D _{OUTx-}
H	H	L
L	L	H
Open	?	?

(1) x = 1,2 to indicate pin designation.

Table 2 shows how the LVDS receiver differential input to single-ended output relationship is defined for DS90LV049H. The DS90LV049H receiver is capable of detecting signals as low as 100 mV, over a ± 1 -V common-mode range centered around 1.2 V.

Table 2. DS90LV049H LVDS Receiver Functionality⁽¹⁾

INPUTS	OUTPUT
$V_{ID} = [R_{INx+}] - [R_{INx-}]$	R_{OUTx}
$V_{ID} \geq 0$ V	H
$V_{ID} \leq -0.1$ V	L
Full Fail-Safe OPEN/SHORT or Terminated	H

(1) x = 1,2 to indicate pin designation.

8.3.2 Termination

Use a termination resistor that best matches the differential impedance or the transmission line. The resistor should be between 90 Ω and 130 Ω . Remember that the current mode outputs need the termination resistor to generate the differential voltage. LVDS will not work without resistor termination. Typically, connecting a single resistor across the pair at the receiver end will suffice.

Surface mount 1% to 2% resistors are best. PCB stubs, component lead, and the distance from the termination to the receiver inputs should be minimized. The distance between the termination resistor and the receiver should be < 10 mm (12 mm MAX).

8.3.3 Fail-Safe Feature

The LVDS receiver is a high-gain, high-speed device that amplifies a small differential signal (20 mV) to LVCMOS/LVTTL logic levels. Due to the high gain and tight threshold of the receiver, take care to prevent noise from appearing as a valid signal. The internal fail-safe circuitry of the receiver is designed to source/sink a small amount of current, providing fail-safe protection (a stable known state of HIGH output voltage) for floating, terminated, or shorted receiver inputs.

- Open Input Pins:** It is not required to tie the receiver inputs to ground or any supply voltage. Internal fail-safe circuitry will ensure a HIGH, stable output state for open inputs.
- Terminated Input:** If the driver is disconnected (cable unplugged), or if the driver is in a power-off condition, the receiver output will again be in a HIGH state, even with the end cable 100- Ω termination resistor across the input pins. The unplugged cable can become a floating antenna which can pick up noise. If the cable picks up more than 10 mV of differential noise, the receiver may see the noise as a valid signal and switch. To ensure that any noise is seen as common-mode and not differential, a balanced interconnect should be used. A twisted-pair cable will offer better balance than a flat ribbon cable.
- Shorted Inputs:** If a fault condition occurs that shorts the receiver inputs together, thus resulting in a 0-V differential input voltage, the receiver output will remain in a HIGH state. Shorted input fail-safe is not supported across the common-mode range of the device (GND to 2.4 V). It is only supported with inputs shorted and no external common-mode voltage applied.

External lower value pullup and pulldown resistors (for a stronger bias) may be used to boost fail-safe in the presence of higher noise levels. The pullup and pulldown resistors should be in the 5-k Ω to 15-k Ω range to minimize loading and waveform distortion to the driver. The common-mode bias point should be set to approximately 1.2 V (less than 1.75 V) to be compatible with the internal circuitry. The DS90LV049H is compliant to the original ANSI EIA/TIA-644 specification and is also compliant to the new ANSI EIA/TIA-644-A specification with the exception of the newly added ΔIIN specification. Due to the internal fail-safe circuitry, ΔIIN cannot meet the 6- μ A maximum specified. This exception will not be relevant unless more than 10 receivers are used.

Additional information on the fail-safe biasing of LVDS devices may be found in [AN-1194 Fail-Safe Biasing of LVDS Interfaces](#) (SNLA051).

8.4 Device Functional Modes

Table 3 reflects the functional state of DS90LV049H when EN and $\overline{\text{EN}}$ change state.

Table 3. DS90LV049H Functional Modes

EN	$\overline{\text{EN}}$	LVDS Out	LVC MOS Out
L or Open	L or Open	OFF	OFF
H	L or Open	ON	ON
L or Open	H	OFF	OFF
H	H	OFF	

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

LVDS drivers and receivers are intended to be used primarily in a point-to-point configurations as is shown in [Figure 11](#). This configuration provides a clean signaling environment for the fast edge rates of the drivers. The receiver is connected to the driver through a balanced media that may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces. Typically, the characteristic differential impedance of the media is in the range of 100 Ω . A termination resistor of 100 Ω (selected to match the media), and is placed as close to the receiver input pins as possible. The termination resistor converts the driver output current (current mode) into a voltage that is detected by the receiver. Other configurations are possible such as a multi-receiver configuration, but the effects of a mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account. The TRI-STATE function allows the device outputs to be disabled, thus obtaining an even lower power state when the transmission of data is not required. The DS90LV049H has a flow-through pinout that allows for easy PCB layout. The LVDS signals on one side of the device allow for easy matching of the electrical lengths for the differential pair trace lines between the driver and the receiver, and the signal placement allows the trace lines to be close together to couple noise as common-mode. Noise isolation is achieved with the LVDS signals on one side of the device and the TTL signals on the other side.

9.2 Typical Application




Figure 11. Point-to-Point Application

9.2.1 Design Requirements

[Table 4](#) lists the design parameters for this example.

Table 4. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Supply Voltage (V_{DD})	3 to 3.6 V
Single-ended Input Voltage	0 to V_{DD}
Signaling Rate 1 Ground shift between driver and receiver	0 to 400 Mbps
Interconnect Characteristic Impedance	100 Ω
Number of LVDS Channel	4
Number of Receiver/Transmitter Nodes	2
Ground shift between driver and receiver	± 1 V

9.2.2 Detailed Design Procedure

9.2.2.1 Power Decoupling Recommendations

Bypass capacitors must be used on power pins. Use high frequency ceramic (surface mount is recommended) 0.1-μF and 0.001-μF capacitors in parallel at the power supply pin with the smallest value capacitor closest to the device supply pin.

Bypass capacitors play a key role in power distribution circuitry. Specifically, they create low-impedance paths between power and ground. At low frequencies, a good digital power supply offers very low-impedance paths between its terminals. However, as higher frequency currents propagate through power traces, the source is quite often incapable of maintaining a low-impedance path to ground. Bypass capacitors are used to address this shortcoming. Usually, large bypass capacitors (10 μF to 1000 μF) at the board-level do a good job up into the kHz range. Due to their size and length of their leads, they tend to have large inductance values at the switching frequencies of modern digital circuitry. To solve this problem, one must resort to the use of smaller capacitors (nF to μF range) installed locally next to the integrated circuit.

Multilayer ceramic chip or surface-mount capacitors (size 0603 or 0805) minimize lead inductances of bypass capacitors in high-speed environments, because their lead inductance is about 1 nH. For comparison purposes, a typical capacitor with leads has a lead inductance around 5 nH.

The value of the bypass capacitors used locally with LVDS chips can be determined by Equation 1 and Equation 2 according to Johnson⁽¹⁾ equations 8.18 to 8.21. A conservative rise time of 200 ps and a worst-case change in supply current of 1 A covers the whole range of LVDS devices offered by Texas Instruments. In this example, the maximum power supply noise tolerated is 200 mV. However, this figure varies depending on the noise budget available in the design. ⁽¹⁾

$$C_{\text{chip}} = \left(\frac{\Delta I_{\text{Maximum Step Change Supply Current}}}{\Delta V_{\text{Maximum Power Supply Noise}}} \right) \times T_{\text{Rise Time}} \quad (1)$$

$$C_{\text{LVDS}} = \left(\frac{1\text{A}}{0.2\text{V}} \right) \times 200\text{ ps} = 0.001\text{ }\mu\text{F} \quad (2)$$

Figure 12 lowers lead inductance and covers intermediate frequencies between the board-level capacitor (>10 μF) and the value of capacitance found above (0.001 μF). TI recommends that the user place the smallest value of capacitance as close to the chip as possible.




Figure 12. Recommended LVDS Bypass Capacitor Layout

9.2.2.2 PCB Transmission Lines

As per the *LVDS Owner's Manual Design Guide, 4th Edition* (SNLA187), Figure 13 depicts several transmission line structures commonly used in printed-circuit boards (PCBs). Each structure consists of a signal line and return path with a uniform cross section along its length. A microstrip is a signal trace on the top (or bottom) layer, separated by a dielectric layer from its return path in a ground or power plane. A stripline is a signal trace in the inner layer, with a dielectric layer in between a ground plane above and below the signal trace. The dimensions of the structure along with the dielectric material properties determine the characteristic impedance of the transmission line (also called controlled-impedance transmission line).

When two signal lines are placed close by, they form a pair of coupled transmission lines. Figure 13 shows examples of edge-coupled microstrip lines, and edge-coupled or broad-side-coupled striplines. When excited by differential signals, the coupled transmission line is referred to as a differential pair. The characteristic impedance of each line is called odd-mode impedance. The sum of the odd-mode impedances of each line is the differential impedance of the differential pair. In addition to the trace dimensions and dielectric material properties, the

(1) Howard Johnson & Martin Graham. 1993. High Speed Digital Design – A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724.

spacing between the two traces determines the mutual coupling and impacts the differential impedance. When the two lines are immediately adjacent (like if S is less than $2W$, for example), the differential pair is called a tightly-coupled differential pair. To maintain constant differential impedance along the length, it is important to keep the trace width and spacing uniform along the length, as well as maintain good symmetry between the two lines.




Figure 13. Controlled-Impedance Transmission Lines

9.2.2.3 Input Fail-Safe Biasing

External pullup and pulldown resistors may be used to provide enough of an offset to enable an input fail-safe under open-circuit conditions. This configuration ties the positive LVDS input pin to VDD through a pullup resistor, and the negative LVDS input pin is tied to GND by a pulldown resistor. The pullup and pulldown resistors should be in the 5 kΩ to 15 kΩ range to minimize loading and waveform distortion to the driver. The common-mode bias point should ideally be set to approximately 1.2 V (less than 1.75 V) to be compatible with the internal circuitry. Refer to application note [AN-1194 Fail-Safe Biasing of LVDS Interfaces](#) (SNLA051) for more information.

9.2.2.4 Probing LVDS Transmission Lines on PCB

Always use high impedance (> 100 kΩ), low capacitance (< 2 pF) scope probes with a wide bandwidth (1 GHz) scope. Improper probing will skew results.

9.2.2.5 Interconnecting Media

The physical communication channel between the LVDS driver and the LVDS receiver may be any balanced and paired metal conductors meeting the requirements of the LVDS standard, the key points of which are included here. This media may be twisted-pair, twinax cables, flat ribbon cables, or PCB traces. The nominal characteristic impedance of the interconnect media should be between 100 Ω and 120 Ω with a variation of no more than 10% (90 Ω to 132 Ω). Balanced cables (for example, twisted pair) are usually better than unbalanced cables (ribbon cable, simple coax.) for noise reduction and signal quality. Balanced cables tend to generate less EMI due to field canceling effects and also tend to pick up electromagnetic radiation a common-mode (not differential mode) noise which is rejected by the receiver. There should not introduce major impedance discontinuities in the system.

9.2.3 Application Curve




Figure 14. Power Supply Current vs Frequency

10 Power Supply Recommendations

The DS90LV049H LVDS transceiver is designed to operate from a single power supply with supply voltage in the range of 3.0 V to 3.6 V. In a typical point-to-point application, a driver and a receiver may be on separate boards, or even separate equipment. In these cases, separate supplies would be used at each location. The expected ground potential difference between the driver power supply and the driver power supply would be less than ± 1 V. Board level and local device level bypass capacitance should be used.

11 Layout

11.1 Layout Guidelines

11.1.1 Microstrip vs. Stripline Topologies

As per the [LVDS Application and Data Handbook](#) (SLLD009), printed-circuit boards usually offer designers two transmission line options: microstrip and stripline. Microstrips are traces on the outer layer of a PCB, as shown in Figure 15.




Figure 15. Microstrip Topology

Layout Guidelines (continued)

On the other hand, striplines are traces between two ground planes. Striplines are less prone to emissions and susceptibility problems because the reference planes effectively shield the embedded traces. However, from the standpoint of high-speed transmission, juxtaposing two planes creates additional capacitance. TI recommends routing LVDS signals on microstrip transmission lines when possible. The PCB traces allow designers to specify the necessary tolerances for Z_0 based on the overall noise budget and reflection allowances. Footnotes 1⁽²⁾, 2⁽³⁾, and 3⁽⁴⁾ provide formulas for Z_0 and t_{PD} for differential and single-ended traces. ⁽²⁾ ⁽³⁾ ⁽⁴⁾




Figure 16. Stripline Topology

11.1.2 Dielectric Type and Board Construction

The speeds at which signals travel across the board dictates the choice of dielectric. FR-4, or equivalent, usually provides adequate performance for use with LVDS signals. If rise or fall times of LVCMOS/LVTTL signals are less than 500 ps, empirical results indicate that a material with a dielectric constant near 3.4, such as Rogers™ 4350 or Nelco N4000-13 may be desired. When the designer chooses the dielectric, there are several parameters pertaining to the board construction that can affect performance. The following set of guidelines were developed experimentally through several designs involving LVDS devices:

- Copper weight: 15 g or 1/2 oz start, plated to 30 g or 1 oz
- All exposed circuitry should be solder-plated (60/40) to 7.62 μm or 0.0003 in (minimum).
- Copper plating should be 25.4 μm or 0.001 in (minimum) in plated-through-holes.
- Solder mask over bare copper with solder hot-air leveling

11.1.3 Recommended Stack Layout

Following the choice of dielectrics and design specifications, the designer must decide how many levels to use in the stack. To reduce the LVCMOS/LVTTL to LVDS crosstalk, it is good practice to have at least two separate signal planes as shown in Figure 17.




Figure 17. Four-Layer PCB Board

NOTE

The separation between layers 2 and 3 should be 127 μm (0.005 in). By keeping the power and ground planes tightly coupled, the increased capacitance acts as a bypass for transients.

- (2) Howard Johnson & Martin Graham. 1993. High Speed Digital Design – A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724.
- (3) Mark I. Montrose. 1996. Printed Circuit Board Design Techniques for EMC Compliance. IEEE Press. ISBN number 0780311310.
- (4) Clyde F. Coombs, Jr. Ed, Printed Circuits Handbook, McGraw Hill, ISBN number 0070127549.

Layout Guidelines (continued)

One of the most common stack configurations is the six-layer board, as shown in Figure 18.




Figure 18. Six-Layer PCB Board

In this particular configuration, it is possible to isolate each signal layer from the power plane by at least one ground plane. The result is improved signal integrity, but fabrication is more expensive. Using the 6-layer board is preferable, because it offers the layout designer more flexibility in varying the distance between signal layers and referenced planes in addition to ensuring reference to a ground plane for signal layers 1 and 6.

11.1.4 Separation Between Traces

The separation between traces depends on several factors, but the amount of coupling that can be tolerated usually dictates the actual separation. Low-noise coupling requires close coupling between the differential pair of an LVDS link to benefit from the electromagnetic field cancellation. The traces should be 100-Ω differential and thus coupled in the manner that best fits this requirement. In addition, differential pairs should have the same electrical length to ensure that they are balanced, thus minimizing problems with skew and signal reflection.

In the case of two adjacent single-ended traces, one should use the 3-W rule, which stipulates that the distance between two traces must be greater than two times the width of a single trace, or three times its width measured from trace center to trace center. This increased separation effectively reduces the potential for crosstalk. The same rule should be applied to the separation between adjacent LVDS differential pairs, whether the traces are edge-coupled or broad-side-coupled.




Figure 19. 3-W Rule for Single-Ended and Differential Traces (Top View)

Exercise caution when using autorouters, because they do not always account for all factors affecting crosstalk and signal reflection. For instance, it is best to avoid sharp 90° turns to prevent discontinuities in the signal path. Using successive 45° turns tends to minimize reflections.

11.1.5 Crosstalk and Ground Bounce Minimization

To reduce crosstalk, it is important to provide a return path to high-frequency currents that is as close to its originating trace as possible. A ground plane usually achieves this. Because the returning currents always choose the path of lowest inductance, they are most likely to return directly under the original trace, thus minimizing crosstalk. Lowering the area of the current loop lowers the potential for crosstalk. Traces kept as short as possible with an uninterrupted ground plane running beneath them emit the minimum amount of electromagnetic field strength. Discontinuities in the ground plane increase the return path inductance and should be avoided.

11.1.6 Decoupling

Each power or ground lead of a high-speed device should be connected to the PCB through a low inductance path. For best results, one or more vias are used to connect a power or ground pin to the nearby plane. TI recommends that the user place a via immediately adjacent to the pin to avoid adding trace inductance. Placing a power plane closer to the top of the board reduces the effective via length and its associated inductance.

Layout Guidelines (continued)




Figure 20. Low Inductance, High-Capacitance Power Connection

Bypass capacitors should be placed close to V_{DD} pins. They can be placed conveniently near the corners or underneath the package to minimize the loop area. This extends the useful frequency range of the added capacitance. Small-physical-size capacitors, such as 0402 or even 0201, or X7R surface-mount capacitors should be used to minimize body inductance of capacitors. Each bypass capacitor is connected to the power and ground plane through vias tangent to the pads of the capacitor as shown in Figure 21(a).

An X7R surface-mount capacitor of size 0402 has about 0.5 nH of body inductance. At frequencies above 30 MHz or so, X7R capacitors behave as low-impedance inductors. To extend the operating frequency range to a few hundred MHz, an array of different capacitor values like 100 pF, 1 nF, 0.03 μ F, and 0.1 μ F are commonly used in parallel. The most effective bypass capacitor can be built using sandwiched layers of power and ground at a separation of 2 to 3 mils. With a 2-mil FR4 dielectric, there is approximately 500 pF per square inch of PCB. Refer back to Figure 13 for some examples. Many high-speed devices provide a low-inductance GND connection on the backside of the package. This center dap must be connected to a ground plane through an array of vias. The via array reduces the effective inductance to ground and enhances the thermal performance of the small Surface Mount Technology (SMT) package. Placing vias around the perimeter of the dap connection ensures proper heat spreading and the lowest possible die temperature. Placing high-performance devices on opposing sides of the PCB using two GND planes (as shown in Figure 13) creates multiple paths for heat transfer. Often thermal PCB issues are the result of one device adding heat to another, resulting in a very high local temperature. Multiple paths for heat transfer minimize this possibility. In many cases the GND dap that is so important for heat dissipation makes the optimal decoupling layout impossible to achieve due to insufficient pad-to-dap spacing as shown in Figure 21(b). When this occurs, placing the decoupling capacitor on the backside of the board keeps the extra inductance to a minimum. It is important to place the V_{DD} via as close to the device pin as possible while still allowing for sufficient solder mask coverage. If the via is left open, solder may flow from the pad and into the via barrel. This will result in a poor solder connection.



Figure 21. Typical Decoupling Capacitor Layouts

Layout Guidelines (continued)

At least two or three times the width of an individual trace should separate single-ended traces and differential pairs to minimize the potential for crosstalk. Single-ended traces that run in parallel for less than the wavelength of the rise or fall times usually have negligible crosstalk. Increase the spacing between signal paths for long parallel runs to reduce crosstalk. Boards with limited real estate can benefit from the staggered trace layout, as shown in Figure 22.




Figure 22. Staggered Trace Layout

This configuration lays out alternating signal traces on different layers. Thus, the horizontal separation between traces can be less than 2 or 3 times the width of individual traces. To ensure continuity in the ground signal path, TI recommends having an adjacent ground via for every signal via, as shown in Figure 23. Note that vias create additional capacitance. For example, a typical via has a lumped capacitance effect of 1/2 pF to 1 pF in FR4.




Figure 23. Ground Via Location (Side View)

Short and low-impedance connection of the device ground pins to the PCB ground plane reduces ground bounce. Holes and cutouts in the ground planes can adversely affect current return paths if they create discontinuities that increase returning current loop areas.

To minimize EMI problems, TI recommends avoiding discontinuities below a trace (for example, holes, slits, and so on) and keeping traces as short as possible. Zoning the board wisely by placing all similar functions in the same area, as opposed to mixing them together, helps reduce susceptibility issues.

11.2 Layout Example




Figure 24. Example DS90LV049H Layout

12 デバイスおよびドキュメントのサポート

12.1 関連資料

関連資料については、以下を参照してください。

- 『LVDSオーナー・マニュアル』(SNLA187)
- 『AN-808、長い伝送ラインとデータ信号の品質』(SNLA028)
- 『AN-977、LVDS信号の品質: アイ・パターンを使用したジッタ測定のテスト・レポート #1』(SNLA166)
- 『AN-971、LVDSテクノロジーの概要』(SNLA165)
- 『AN-916、ケーブル選択の実践的ガイド』(SNLA219)
- 『AN-805、差動ライン・ドライバの消費電力の計算』(SNOA233)
- 『AN-903、差動終端技法の比較』(SNLA034)
- 『AN-1194、LVDSインターフェイスのフェイルセーフ・バイアス法』(SNLA051)

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™オンライン・コミュニティ TIのE2E (*Engineer-to-Engineer*) コミュニティ。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

設計サポート TIの設計サポート役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

12.4 商標

E2E is a trademark of Texas Instruments.
Rogers is a trademark of Rogers Corporation.
All other trademarks are the property of their respective owners.

12.5 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DS90LV049HMT/NOPB	Active	Production	TSSOP (PW) 16	92 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	90LV049 HMT
DS90LV049HMT/NOPB.A	Active	Production	TSSOP (PW) 16	92 TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	90LV049 HMT
DS90LV049HMTX/NOPB	Active	Production	TSSOP (PW) 16	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	90LV049 HMT
DS90LV049HMTX/NOPB.A	Active	Production	TSSOP (PW) 16	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	90LV049 HMT
DS90LV049HMTX/NOPB.B	Active	Production	TSSOP (PW) 16	2500 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV049HMTX/NOPB	TSSOP	PW	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LV049HMTX/NOPB	TSSOP	PW	16	2500	367.0	367.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
DS90LV049HMT/NOPB	PW	TSSOP	16	92	495	8	2514.6	4.06
DS90LV049HMT/NOPB.A	PW	TSSOP	16	92	495	8	2514.6	4.06



4220204/B 12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとし、TI は一切の責任を拒否します。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、[TI の販売条件](#)、[TI の総合的な品質ガイドライン](#)、[ti.com](#) または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TI はそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日：2025 年 10 月