

# DS90LV027AQ Automotive LVDS Dual Differential Driver

Check for Samples: DS90LV027AQ

#### **FEATURES**

- AECQ-100 Grade 1
- >600 Mbps (300MHz) Switching Rates
- 0.3 ns Typical Differential Skew
- 0.7 ns Maximum Differential Skew
- 3.3V Power Supply Design
- Low Power Dissipation (46 mW @ 3.3V Static)
- Flow-Through Design Simplifies PCB Layout
- Power Off Protection (Outputs in High Impedance)
- Conforms to TIA/EIA-644 Standard
- 8-Lead SOIC Package Saves Space

#### **DESCRIPTION**

The DS90LV027AQ is a dual LVDS driver device optimized for high data rate and low power applications. The device is designed to support data rates in excess of 600Mbps (300MHz) utilizing Low Voltage Differential Signaling (LVDS) technology. The DS90LV027AQ is a current mode driver allowing power dissipation to remain low even at high frequency. In addition, the short circuit fault current is also minimized.

The device is in a 8-lead SOIC package. The DS90LV027AQ has a flow-through design for easy PCB layout. The differential driver outputs provides low EMI with its typical low output swing of 360 mV. It is perfect for high speed transfer of clock and data. The DS90LV027AQ can be paired with its companion dual line receiver, the DS90LV028AQ, or with any of TI's LVDS receivers, to provide a high-speed point-to-point LVDS interface.

## **Connection Diagram**





Figure 1. Dual-In-Line See Package Number D0008A

#### **Functional Diagram**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

-0.3V to +4V
$-0.3V$ to $(V_{CC} + 0.3V)$
-0.3V to +3.9V
1068 mW
9.71 mW/°C above +25°C
103.0°C/W
50.0°C/W
−65°C to +150°C
+260°C
+135°C
≥ 8kV
≥ 250V
≥ 1250V

- (1) Absolute Maximum Ratings are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. Electrical Characteristics specifies conditions of device operation.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Human Body Model, applicable std. JESD22-A114C
- (4) Machine Model, applicable std. JESD22-A115-A
- (5) Field Induced Charge Device Model, applicable std. JESD22-C101-C

#### **Recommended Operating Conditions**

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V
Temperature (T <sub>A</sub> )	-40	25	+125	°C

## **Electrical Characteristics**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (1)(2)(3)

Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
DIFFEREN	TIAL DRIVER CHARACTERISTIC	S					
V <sub>OD</sub>	Output Differential Voltage	$R_L = 100\Omega$	DO+,	250	360	450	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change	(Figure 2)	DO-		1	35	mV
V <sub>OH</sub>	Output High Voltage				1.4	1.6	V
V <sub>OL</sub>	Output Low Voltage			0.9	1.1		V
Vos	Offset Voltage			1.125	1.2	1.375	V
$\Delta V_{OS}$	Offset Magnitude Change			0	3	25	mV
I <sub>OXD</sub>	Power-off Leakage	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 0V$			±1	±10	μΑ
I <sub>OSD</sub>	Output Short Circuit Current				<b>-</b> 5.7	-8	mA

<sup>(1)</sup> Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V<sub>OD</sub>.

Product Folder Links: DS90LV027AQ

<sup>(2)</sup> All typicals are given for:  $V_{CC} = +3.3V$  and  $T_A = +25$ °C.

<sup>(3)</sup> The DS90LV027AQ is a current mode device and only function with datasheet specification when a resistive load is applied to the drivers outputs.



#### **Electrical Characteristics (continued)**

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. (1)(2)(3)

Symbol	Parameter		Conditions	Pin	Min	Тур	Max	Units
DIFFEREN	TIAL DRIVER CHARACTERISTI	cs						
V <sub>IH</sub>	Input High Voltage			DI	2.0		V <sub>CC</sub>	V
$V_{IL}$	Input Low Voltage				GND		0.8	V
I <sub>IH</sub>	Input High Current	$V_{IN} = 3.3V \text{ or } 3.3V$	2.4V			±2	±10	μA
I <sub>IL</sub>	Input Low Current	V <sub>IN</sub> = GND or	0.5V			±1	±10	μA
$V_{CL}$	Input Clamp Voltage	I <sub>CL</sub> = −18 mA			-1.5	-0.6		V
I <sub>CC</sub>	Power Supply Current	No Load	$V_{IN} = V_{CC}$ or GND	V <sub>CC</sub>		8	14	mA
		$R_L = 100\Omega$				14	20	mA

## **Switching Characteristics**

Over Supply Voltage and Operating Temperature Ranges, unless otherwise specified. (1)(2)(3)(4)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIFFEREN	TIAL DRIVER CHARACTERISTICS					
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$R_L = 100\Omega, C_L = 15 pF$	0.3	0.8	2.0	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	(Figure 3 and Figure 4)	0.3	1.1	2.0	ns
t <sub>SKD1</sub>	Differential Pulse Skew  t <sub>PHLD</sub> - t <sub>PLHD</sub>   (5)		0	0.3	0.7	ns
t <sub>SKD2</sub>	Channel to Channel Skew (6)		0	0.4	0.8	ns
t <sub>SKD3</sub>	Differential Part to Part Skew (7)		0		1.0	ns
t <sub>SKD4</sub>	Differential Part to Part Skew (8)		0		1.7	ns
t <sub>TLH</sub>	Transition Low to High Time		0.2	0.5	1.0	ns
t <sub>THL</sub>	Transition High to Low Time		0.2	0.5	1.0	ns
f <sub>MAX</sub>	Maximum Operating Frequency (9)			350		MHz

- All typicals are given for:  $V_{CC}$  = +3.3V and  $T_A$  = +25°C. These parameters are ensured by design. The limits are based on statistical analysis of the device over PVT (process, voltage,
- C<sub>L</sub> includes probe and fixture capacitance.
- Generator waveform for all tests unless otherwise specified: f = 1 MHz,  $Z_O = 50\Omega$ ,  $t_r \le 1$  ns,  $t_f \le 1$  ns (10%-90%).
- t<sub>SKD1</sub>, |t<sub>PHLD</sub> t<sub>PLHD</sub>|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- t<sub>SKD2</sub> is the Differential Channel to Channel Skew of any event on the same device.
- tiskog, Differential Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same  $V_{CC}$  and within 5°C of each other within the operating temperature range.
- t<sub>SKD4</sub>, part to part skew, is the differential channel to channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t<sub>SKD4</sub> is defined as |Max - Min| differential propagation delay.
- $f_{MAX}$  generator input conditions:  $t_r = t_f < 1$  ns (0% to 100%), 50% duty cycle, 0V to 3V. Output criteria: duty cycle = 45%/55%,  $V_{OD} > 0$ 250mV, all channels switching.

#### **Parameter Measurement Information**




Figure 2. Differential Driver DC Test Circuit

Copyright © 2008-2013, Texas Instruments Incorporated



## **Parameter Measurement Information (continued)**




Figure 3. Differential Driver Propagation Delay and Transition Time Test Circuit




Figure 4. Differential Driver Propagation Delay and Transition Time Waveforms


## **APPLICATION INFORMATION**


#### **DEVICE PIN DESCRIPTIONS**


Pin #	Name	Description
2, 3	DI	TTL/CMOS driver input pins
6, 7	DO+	Non-inverting driver output pin
5, 8	DO-	Inverting driver output pin
4	GND	Ground pin
1	V <sub>CC</sub>	Positive power supply pin, +3.3V ± 0.3V





## **Typical Performance Curves**

















Copyright © 2008-2013, Texas Instruments Incorporated



## **Typical Performance Curves (continued)**





Figure 11.



Power Supply Current vs

Figure 12.





Figure 13.

# Differential Propagation Delay vs Power Supply Voltage 1.15 1.10 1.05 1.00 1.05 1.00 1.05 1.00 1.05 1.00 1.0

V<sub>CC</sub> - Power Supply Voltage (V) **Figure 14.** 









Figure 16.



# **Typical Performance Curves (continued)**







## SNLS298D -MAY 2008-REVISED APRIL 2013



## **REVISION HISTORY**

Cł	hanges from Revision C (April 2013) to Revision D	Page
•	Changed layout of National Data Sheet to TI format	7

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
DS90LV027AQMA/NOPB	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	90LV0 27AQM
DS90LV027AQMA/NOPB.A	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 125	90LV0 27AQM
DS90LV027AQMAX/NO.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	90LV0 27AQM
DS90LV027AQMAX/NOPB	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	90LV0 27AQM

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	l .	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV027AQMAX/ NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LV027AQMAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DS90LV027AQMA/NOPB	D	SOIC	8	95	495	8	4064	3.05
DS90LV027AQMA/ NOPB.A	D	SOIC	8	95	495	8	4064	3.05



SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated