















JAJSHI4-MAY 2019

# DRV8340-Q1 独立のハーフブリッジ制御を搭載した 12V/24V 車載用ゲート・ドライバ・ユニット (GDU)

## 1 特長

- 車載アプリケーション用に AEC-Q100 認定済み温度グレード 1: -40°C ≤ T<sub>A</sub> ≤ +125°C
- 3 つの独立したハーフブリッジ・ゲート・ドライバ
  - 専用のソース (SHx) およびドレイン (DLx) ピンに より、独立の MOSFET 制御をサポート
  - 3 つのハイサイドと3 つのローサイドの N チャネル MOSFET (NMOS) を駆動
- スマート・ゲート・ドライブ・アーキテクチャ
  - 調整可能なスルーレート制御
  - 1.5mA~1A のピーク・ソース電流
  - 3mA~2A のピーク・シンク電流
- ゲート・ドライバのチャージ・ポンプによる 100% デューティ・サイクル
- SPI (S) およびハードウェア (H) インターフェイスを使用可能
- 6x、3x、1x、および独立 PWM モード
- 3.3V と 5 Vのロジック入力電圧をサポート
- チャージ・ポンプ出力を使用して、逆電圧保護 MOSFET を駆動可能
- リニア電圧レギュレータ、3.3V、30mA
- 保護機能内蔵
  - VM 低電圧誤動作防止 (UVLO)
  - チャージ・ポンプ低電圧 (CPUV)
  - バッテリへの短絡 (SHT BAT)
  - グランドへの短絡 (SHT\_GND)
  - MOSFET 過電流保護 (OCP)
  - ゲート・ドライバのフォルト (GDF)熱警告およびシャットダウン (OTW/OTSD)
  - 障害状況インジケータ (nFAULT)

## 2 アプリケーション

- 12Vおよび24Vの車載用モータ制御アプリケーション
  - BLDC および BDC モータ・モジュール
  - ファンと送風機
  - 燃料および水ポンプ
  - ソレノイド駆動

## 3 概要

DRV8340-Q1デバイスは、3相アプリケーション用の統合 ゲート・ドライバです。このデバイスには、3つのハーフ・ブ リッジ・ゲート・ドライバがあり、それぞれがハイサイドとロー サイドのNチャネル・パワーMOSFETを駆動できます。専 用のソースおよびドレイン・ピンにより、ソレノイド・アプリ ケーションで独立のMOSFET制御が可能です。

DRV8340-Q1 は、内蔵のチャージ・ポンプを使用してハイサイド MOSFET 用の、リニア・レギュレータを使用してローサイド MOSFET 用の、適切なゲート駆動電圧を生成します。スマート・ゲート・ドライブのアーキテクチャは、最大でソース1A、シンク2Aのピーク・ゲート駆動電流をサポートします。DRV8340-Q1は単一電源で動作でき、ゲート・ドライバ用に5.5~60Vの広い入力電源電圧範囲をサポートします。

6x、3x、1x、および独立入力のPWMモードにより、コントローラの回路と簡単に接続できます。ゲート・ドライバとデバイスの構成設定は、SPIまたはハードウェア(H/W)インターフェイスにより細かく変更可能です。


低消費電力のスリープ・モードがあり、静止電流を低減できます。低電圧誤動作防止、チャージ・ポンプのフォルト、MOSFET過電流、MOSFET短絡、位相ノードの電源およびグランドへの短絡、ゲート・ドライバのフォルト、過熱への保護機能が内蔵されています。フォルト状況はnFAULTピンにより通知され、SPIデバイスのバリエーションではデバイスのレジスタにより詳細が通知されます。

#### 製品情報(1)

	- CHA 113 1184	
型番	パッケージ	本体サイズ(公称)
DRV8340-Q1	HTQFP(48)	7.00mm×7.00mm

(1) 提供されているすべてのパッケージについては、巻末の注文情報を参照してください。

## 概略回路図







## 目次

1	特長 1		8.6 Register Maps	45
2	アプリケーション1	9	Application and Implementation	59
3	概要1		9.1 Application Information	
4	改訂履歴		9.2 Typical Application	
5	Device Comparison Table	10	Power Supply Recommendations	64
6	Pin Configuration and Functions		10.1 Power Supply Consideration in Generator Mode	e . 64
7	_		10.2 Bulk Capacitance Sizing	64
1	Specifications	11	Layout	
	· · · · · · · · · · · · · · · · · · ·		11.1 Layout Guidelines	
	7.2 ESD Ratings		11.2 Layout Example	
	7.4 Thermal Information	12	デバイスおよびドキュメントのサポート	
	7.5 Electrical Characteristics 9		12.1 デバイス・サポート	
	7.6 SPI Timing Requirements		12.2 ドキュメントのサポート	
	7.7 Typical Characteristics		12.3 ドキュメントの更新通知を受け取る方法	68
8	Detailed Description		12.4 コミュニティ・リソース	
0	8.1 Overview		12.5 商標	
			12.6 静電気放電に関する注意事項	69
	1.00		12.7 Glossary	69
	8.3 Feature Description	13	メカニカル、パッケージ、および注文情報	
	8.5 Programming			

## 4 改訂履歴

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

日付	リビジョン	注
2019 年 5 月	*	初版

PP

## 5 Device Comparison Table

DEVICE VARIANT <sup>(1)</sup> INTERFA		INTERFACE <sup>(1)</sup>
DBV9340-04	DRV8340H	Hardware
DRV8340-Q1	DRV8340S	SPI

(1) For more information on the device name and device options, see the デバイスの項目表記 section.

## 6 Pin Configuration and Functions

DRV8340H PHP PowerPAD™ Package 48-Pin HTQFP With Exposed Thermal Pad Top View




Table 1. Pin Functions—DRV8340H

	PIN		DESCRIPTION	
NO.	NAME	TYPE	DESCRIPTION	
1	CPL	PWR	Charge pump switching node. Connect a flying capacitor between the CPH and CPL pins	
2	CPH	PWR	Charge pump switching node. Connect a flying capacitor between the CPH and CPL pins	
3	VCP	PWR	Charge pump output. Connect a bypass capacitor between the VCP and VM pins	
4	VM	PWR	Sate driver power supply input. Connect to the bridge power supply. Connect bypass capacitors VM and PGND pins	
5	VDRAIN	I	ligh-side MOSFET drain sense input. Connect to the common point of the MOSFET drains	
6	GHA	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET	



## Table 1. Pin Functions—DRV8340H (continued)

PIN			
NO.	NAME	TYPE	DESCRIPTION
7	SHA	ı	High-side source sense input. Connect to the high-side power MOSFET source. If high-side power MOSFET is not used, connect to GND
8	DLA	1	Low-side MOSFET drain sense input. Connect to the low-side MOSFET drain
9	GLA	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET
10	SLA	1	Low-side source sense input. Connect to the low-side power MOSFET source
11	NC	NC	No internal connection. This pin can be left floating or connected to system ground.
12	NC	NC	No internal connection. This pin can be left floating or connected to system ground.
13	NC	NC	No internal connection. This pin can be left floating or connected to system ground.
14	NC	NC	No internal connection. This pin can be left floating or connected to system ground.
15	SLB	ı	Low-side source sense input. Connect to the low-side power MOSFET source
16	GLB	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET
17	DLB	ı	Low-side MOSFET drain sense input. Connect to the low-side MOSFET drain
18	SHB	ı	High-side source sense input. Connect to the high-side power MOSFET source. If high-side power MOSFET is not used, connect to GND
19	GHB	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET
20	GHC	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET
21	SHC	ı	High-side source sense input. Connect to the high-side power MOSFET source. If high-side power MOSFET is not used, connect to GND
22	DLC	- 1	Low-side MOSFET drain sense input. Connect to the low-side MOSFET drain
23	GLC	0	Low-side gate driver output. Connect to the low-side power MOSFET
24	SLC	1	Low-side source sense input. Connect to the low-side power MOSFET source
25	NC	NC	No internal connection. This pin can be left floating or connected to system ground.
26	NC	NC	No internal connection. This pin can be left floating or connected to system ground.  No internal connection. This pin can be left floating or connected to system ground.
27	NC	NC	
			No internal connection. This pin can be left floating or connected to system ground.
28	NC NC	NC	No internal connection. This pin can be left floating or connected to system ground.
	NC	NC	No internal connection. This pin can be left floating or connected to system ground.
30	NC FALLE	NC	No internal connection. This pin can be left floating or connected to system ground.
31	nFAULT	OD	Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor
32	MODE	<u> </u>	PWM input mode setting. This pin is a 7-level input pin set by an external resistor
33	IDRIVE	<u> </u>	Gate drive output current setting. This pin is a 7-level input pin set by an external resistor
34	VDS	<u> </u>	VDS monitor trip point setting. This pin is a 7-level input pin set by an external resistor
35	RSVD	ı	Reserved. Leave open.
36	ENABLE	I	Gate driver enable. When this pin is logic low the device goes to a low-power sleep mode. An 20-µs (typ) low pulse can be used to reset fault conditions
37	NC	NC	No internal connection. This pin can be left floating or connected to system ground.
38	AGND	PWR	Device analog ground. Connect to system ground
39	DVDD	PWR	3.3-V internal regulator output. Connect a bypass capacitor between the DVDD and AGND pins. This regulator can externally source up to 30 mA.
40	nDIAG	I	Control pin for open load diagnostic and offline short-to-battery and short-to-ground diagnostic. To enable the diagnostics at device power-up, do not connect this pin (or tie it to ground). To disable the diagnostics, connect this pin to the DVDD pin.
41	INHA	1	High-side gate driver control input. This pin controls the output of the high-side gate driver
42	INLA	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver
43	INHB	I	High-side gate driver control input. This pin controls the output of the high-side gate driver
44	INLB	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver
45	INHC	Ι	High-side gate driver control input. This pin controls the output of the high-side gate driver
46	INLC	Ι	Low-side gate driver control input. This pin controls the output of the low-side gate driver
47	PGND	PWR	Device power ground. Connect to system ground
48	NC	NC	No connect. Do not connect anything to this pin
_	Thermal Pad	PWR	Must be connected to ground



www.ti.com JAJSHI4-MAY 2019

# DRV8340S PHP PowerPAD™ Package 48-Pin HTQFP With Exposed Thermal Pad Top View




Table 2. Pin Functions—DRV8340S

	PIN	TVDE	DECODINE	
NO.	NAME	TYPE	DESCRIPTION	
1	CPL	PWR	Charge pump switching node. Connect a flying capacitor between the CPH and CPL pins	
2	CPH	PWR	Charge pump switching node. Connect a flying capacitor between the CPH and CPL pins	
3	VCP	PWR	Charge pump output. Connect a bypass capacitor between the VCP and VM pins	
4	VM	PWR	Gate driver power supply input. Connect to the bridge power supply. Connect bypass capacitors between the VM and PGND pins	
5	VDRAIN	I	High-side MOSFET drain sense input. Connect to the common point of the MOSFET drains	
6	GHA	0	digh-side gate driver output. Connect to the gate of the high-side power MOSFET	
7	SHA	I	High-side source sense input. Connect to the high-side power MOSFET source. If high-side power MOSFET is not used, connect to GND	
8	DLA	I	Low-side MOSFET drain sense input. Connect to the low-side MOSFET drain	
9	GLA	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET	
10	SLA	I	Low-side source sense input. Connect to the low-side power MOSFET source	
11	NC	NC	No internal connection. This pin can be left floating or connected to system ground.	
12	NC	NC	No internal connection. This pin can be left floating or connected to system ground.	
13	NC	NC	No internal connection. This pin can be left floating or connected to system ground.	
14	NC	NC	No internal connection. This pin can be left floating or connected to system ground.	
15	SLB	I	Low-side source sense input. Connect to the low-side power MOSFET source	



## Table 2. Pin Functions—DRV8340S (continued)

	PIN					
NO.	NAME	TYPE	DESCRIPTION			
16	GLB	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET			
17	DLB	ı	Low-side MOSFET drain sense input. Connect to the low-side MOSFET drain			
18	SHB	I	High-side source sense input. Connect to the high-side power MOSFET source. If high-side power MOSFET is not used, connect to GND			
19	GHB	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET			
20	GHC	0	High-side gate driver output. Connect to the gate of the high-side power MOSFET			
21	SHC	I	High-side source sense input. Connect to the high-side power MOSFET source. If high-side power MOSFET is not used, connect to GND			
22	DLC	ı	Low-side MOSFET drain sense input. Connect to the low-side MOSFET drain			
23	GLC	0	Low-side gate driver output. Connect to the gate of the low-side power MOSFET			
24	SLC	ı	Low-side source sense input. Connect to the low-side power MOSFET source			
25	NC	NC	No internal connection. This pin can be left floating or connected to system ground.			
26	NC	NC	No internal connection. This pin can be left floating or connected to system ground.			
27	NC	NC	No internal connection. This pin can be left floating or connected to system ground.			
28	NC	NC	No internal connection. This pin can be left floating or connected to system ground.			
29	NC	NC	No internal connection. This pin can be left floating or connected to system ground.			
30	NC	NC	No internal connection. This pin can be left floating or connected to system ground.			
31	nFAULT	OD	Fault indicator output. This pin is pulled logic low during a fault condition and requires an external pullup resistor			
32	SDO	PP	Serial data output. Data is shifted out on the rising edge of the SCLK pin. VSDO determines logic level on the output			
33	SDI	ı	Serial data input. Data is captured on the falling edge of the SCLK pin			
34	SCLK	ı	Serial clock input. Serial data is shifted out and captured on the corresponding rising and falling edge on this pin			
35	nSCS	ı	Serial chip select. A logic low on this pin enables serial interface communication			
36	ENABLE	I	Gate driver enable. When this pin is logic low the device goes to a low-power sleep mode. An 20-µs (typ) low pulse can be used to reset fault conditions			
37	NC	NC	No internal connection. This pin can be left floating or connected to system ground.			
38	AGND	PWR	Device analog ground. Connect to system ground			
39	DVDD	PWR	3.3-V internal regulator output. Connect a bypass capacitor between the DVDD and AGND pins. This regulator can externally source up to 30 mA.			
40	VSDO	PWR	Supply pin for SDO output. Connect to 5-V or 3.3-V depending on the desired logic level. Connect a bypass capacitors between VSDO and AGND			
41	INHA	ı	High-side gate driver control input. This pin controls the output of the high-side gate driver			
42	INLA	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver			
43	INHB	I	High-side gate driver control input. This pin controls the output of the high-side gate driver			
44	INLB	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver			
45	INHC	I	High-side gate driver control input. This pin controls the output of the high-side gate driver			
46	INLC	I	Low-side gate driver control input. This pin controls the output of the low-side gate driver			
47	PGND	PWR	Device power ground. Connect to system ground			
48	NC	NC	No connect. Do not connect anything to this pin			
_	Thermal Pad	PWR	Must be connected to ground			

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
GATE DRIVER	1		
Power supply pin voltage (VM)	-0.3	65	V
Voltage differential between ground pins (AGND, BGND, DGND, PGND)	-0.3	0.3	V
MOSFET drain sense pin voltage (VDRAIN)	-0.3	65	V
Charge pump pin voltage (CPH, VCP)	-0.3	V <sub>VM</sub> + 13.5	V
Charge-pump negative-switching pin voltage (CPL)	-0.3	V <sub>VM</sub>	V
Internal logic regulator pin voltage (DVDD)	-0.3	3.8	V
Voltage difference between VM and VDRAIN	-10	10	V
Digital pin voltage (ENABLE, IDRIVE, INHx, INLx, MODE, nFAULT, nSCS, SCLK, SDI, SDO, VDS, nDIAG)	-0.3	5.75	V
Continuous high-side gate drive pin voltage (GHx)	-5 <sup>(2)</sup>	V <sub>VCP</sub> + 0.5	V
Transient 200-ns high-side gate drive pin voltage (GHx)	-7	V <sub>VCP</sub> + 0.5	V
High-side gate drive pin voltage with respect to SHx (GHx)	-0.3	13.5	V
Continuous high-side source sense pin voltage (SHx, DLx)	-5 <sup>(2)</sup>	V <sub>VM</sub> + 5	V
Transient 200-ns high-side source sense pin voltage (SHx, DLx)	-7	V <sub>VM</sub> + 7	V
Continuous high-side source sense pin voltage (SHx, DLx)	-5 <sup>(2)</sup>	V <sub>DRAIN</sub> + 5	V
Transient 200-ns high-side source sense pin voltage (SHx, DLx)	-7	V <sub>DRAIN</sub> + 7	V
Continuous low-side gate drive pin voltage (GLx)	-0.5	15	V
Gate drive pin source current (GHx, GLx)	Internally	limited	Α
Gate drive pin sink current (GHx, GLx)	Internally	limited	Α
Continuous low-side source sense pin voltage (SLx)	-1	1	V
Transient 200-ns low-side source sense pin voltage (SLx)	-3	3	V
Push-pull output buffer reference voltage (VSDO)	-0.3	5.75	V
Push-pull output current (SDO)	0	10	mA
Open drain pullup voltage (nFAULT)	-0.3	5.75	V
Open drain output current (nFAULT)	0	10	mA
Operating junction temperature, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	V
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-	All pins	±500	V
	alcona.go	011	Corner pins (1, 10, 11, 20, 21, 30, 31, and 40)	±750	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

<sup>(2)</sup> Continuous high-side gate pin (GHx) and phase node pin voltage (SHx) should be limited to -2 V minimum for an absolute maximum of 65 V on VM. At 60 V and below, the full specification of -5 V continuous on GHx and SHx is allowable.

JAJSHI4-MAY 2019 www.ti.com

## 7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
GATE DRIVER				
.,	Power supply voltage (VM) Continuous (1)	5.5	50	V
$V_{VM}$	Power supply voltage (VM) Transient over voltage (2)	5.5	60	V
Vı	Input voltage (ENABLE, IDRIVE, INHx, INLx, MODE, nSCS, SCLK, SDI, VDS, VSDO, nDIAG)	0	5.5	V
f <sub>PWM</sub>	Applied PWM signal (INHx, INLx)	0	200(3)	kHz
I <sub>GATE_HS</sub>	High-side average gate-drive current (GHx)	0	25 <sup>(3)</sup>	mA
I <sub>GATE_LS</sub>	Low-side average gate-drive current (GLx)	0	25 <sup>(3)</sup>	mA
I <sub>DVDD</sub>	External load current (DVDD)	0	30 <sup>(3)</sup>	mA
V <sub>SDO</sub>	Push-pull voltage (SDO)	3	5.5	V
V <sub>OD</sub>	Open drain pullup voltage (nFAULT)	0	5.5	V
T <sub>A</sub>	Operating ambient temperature	-40	125	°C

- Operation at VM = 5.5V only when coming from higher VM. The minimum VM voltage for startup is greater than  $V_{UVLO}$  (rising) voltage. VM recommended operating condition for electrical characteristic table. Product life time depends on VM voltage. The device is intended for 12-V and 24-V battery automotive system with life-time nominal voltage of 5.5 V 50 V. The device can be operated during additional overvoltage events as specified in ISO16750-2:2012
- Power dissipation and thermal limits must be observed

## 7.4 Thermal Information

		DRV8340-Q1	
	THERMAL METRIC <sup>(1)</sup>	PHP (HTQFP)	UNIT
		48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	26.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	16.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	6.8	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	1.0	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPP	PLIES (DVDD, VCP, VM)					
$I_{VM}$	VM operating supply current	V <sub>VM</sub> = 24 V, ENABLE = 3.3 V, INHx/INLx = 0 V, SHx = 0 V		12	16	mA
1	VM aloop mode aupply ourrent	ENABLE = 0 V, V <sub>VM</sub> = 24 V, T <sub>A</sub> = 25°C		12	20	
I <sub>VMQ</sub>	VM sleep mode supply current	ENABLE = 0 V, V <sub>VM</sub> = 24 V, T <sub>A</sub> = 125°C			50	μA
t <sub>RST</sub>	Reset pulse time	ENABLE = 0 V period to reset faults	4.4		43	μs
t <sub>WAKE</sub> <sup>(1)</sup>	Turnon time	ENABLE = 3.3 V to outputs ready, $V_{VM} > V_{UVLO}$			1	ms
t <sub>SLEEP</sub>	Turnoff time	ENABLE = 0 V to device sleep mode			1	ms
$V_{DVDD}$	DVDD regulator voltage	$V_{VM} > 6 \text{ V}, I_{DVDD} = 0 \text{ to } 30 \text{ mA}$	3	3.3	3.6	V
• טטטט	DVDD regulator voltage	$V_{VM} = 5.5 \text{ to } 6 \text{ V}, I_{DVDD} = 0 \text{ to } 20 \text{ mA}$	3	3.3	3.6	V
		$V_{VM} = 13 \text{ V}, I_{VCP} = 0 \text{ to } 25 \text{ mA}$	8.4	11	12.5	
$V_{VCP}$	VCP operating voltage	$V_{VM}$ = 10 V, $I_{VCP}$ = 0 to 20 mA	6.3	9	10	V
VCP	with respect to VM	$V_{VM} = 8 \text{ V}, I_{VCP} = 0 \text{ to } 15 \text{ mA}$	5.4	7	8	·
		$V_{VM} = 5.5 \text{ V}, I_{VCP} = 0 \text{ to } 5 \text{ mA}$	4	5	6	
LOGIC-LEVEL	L INPUTS (CAL, ENABLE, INHx, INLx, SC	CLK, SDI)				
$V_{IL}$	Input logic low voltage		0		0.7	V
V <sub>IH</sub>	Input logic high voltage		1.6		5.5	V
V <sub>HYS</sub>	Input logic hysteresis			182		mV
I <sub>IL</sub>	Input logic low current	$V_{VIN} = 0 \text{ V; INHx, INLx, SDI(IDRIVE), SCLK(VDS),}$ ENABLE	-5		5	μΑ
I <sub>IH</sub>	Input logic high current	V <sub>VIN</sub> = 5 V; INHx, INLx, SDI(IDRIVE), SCLK(VDS)		50	90	μΑ
I <sub>IH</sub>	Input logic high current	V <sub>VIN</sub> = 5 V; ENABLE		80	110	μΑ
R <sub>PD</sub>	Pulldown resistance	To AGND; INHx, INLx, SDI(IDRIVE), SCLK(VDS)	50	100	200	kΩ
R <sub>PD</sub>	Pulldown resistance	To AGND; ENABLE	30	60	110	$k\Omega$
t <sub>PD</sub>	Propagation delay	INHx/INLx input buffer and digital core propagation delay. Dead time is excluded.		105		ns
LOGIC LEVEL	INPUT (nSCS)					
$V_{IL,nSCS}$	Input logic low voltage		0		0.7	V
V <sub>IH,nSCS</sub>	Input logic high voltage		1.6		5.5	V
R <sub>PU,nSCS</sub>	Pullup resistance	To DVDD	25	50	90	kΩ
SEVEN-LEVE	L H/W INPUTS (MODE, IDRIVE, VDS)					
V <sub>I1</sub>	Input mode 1 voltage	Tied to AGND		0		V
V <sub>I2</sub>	Input mode 2 voltage	18 k $\Omega$ ± 5% tied to AGND		0.5		V
V <sub>I3</sub>	Input mode 3 voltage	75 kΩ ± 5% tied to AGND		1.1		V
$V_{14}$	Input mode 4 voltage	Hi-Z ( > 1.5 MΩ )		1.65		V
$V_{15}$	Input mode 5 voltage	75 kΩ ± 5% tied to DVDD		2.2		V
V <sub>I6</sub>	Input mode 6 voltage	18 k $\Omega$ ± 5% tied to DVDD		2.8		V
V <sub>I7</sub>	Input mode 7 voltage	MODE : 0.47 kΩ ± 5% tied to DVDD VDS, IDRIVE : Tied to DVDD		3.3		٧
R <sub>PU</sub>	Pullup resistance	Internal pullup to DVDD	35	73	125	kΩ
R <sub>PD</sub>	Pulldown resistance	Internal pulldown to AGND	35	73	125	kΩ
PUSH-PULL C	OUTPUT (SDO)				*	
D	Internal multius	To VSDO = 5 V		40	90	
$R_{PU,SDO}$	Internal pullup	To VSDO = 3.3 V		60	120	Ω
R <sub>PD,SDO</sub>	Internal pulldown	To GND		30	50	Ω
· · · · · · · · · · · · · · · · · · ·	OUTPUT (nFAULT)				l	
V <sub>OL</sub>	Output logic low voltage	I <sub>O</sub> = 5 mA			0.15	V
loz	Output high impedance leakage	V <sub>O</sub> = 5 V	-1		9	μA
	RS (GHx, GLx)	·				-



JAJSHI4 – MAY 2019 www.ti.com

## **Electrical Characteristics (continued)**

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
			$V_{VM}$ = 13 V, $I_{VCP}$ = 0 to 25 mA, GHx no output load	8.4	11	12.5		
	High-side gate drive v	oltage	$V_{VM}$ = 10 , $I_{VCP}$ = 0 to 20 mA, GHx no output load	6.3	9	10	V	
$V_{GSH}$	with respect to SHx		$V_{VM}$ = 8 V, $I_{VCP}$ = 0 to 15 mA, GHx no output load	5.4	7	8	V	
			$V_{VM}$ = 5.5 V, $I_{VCP}$ = 0 to 5 mA, GHx no output load	4	5	6		
			$V_{VM}$ = 12 V, $I_{VCP}$ = 0 to 25 mA, GLx no output load	9	11	12		
V	Low-side gate drive voltage		$V_{VM}$ = 10 V, $I_{VCP}$ = 0 to 20 mA, GLx no output load	9.9	10.0	10.1	V	
V <sub>GSL</sub>	with respect to PGND		$V_{VM}$ = 8 V, $I_{VCP}$ = 0 to 15 mA, GLx no output load	7.9	8.0	8.1	V	
			$V_{VM}$ = 5.5 V, $I_{VCP}$ = 0 to 5 mA, GLx no output load	5.4	5.5	5.6		
	2		DEAD_TIME = 00b		500			
		SPI Device	DEAD_TIME = 01b		1000			
t <sub>DEAD</sub>	Gate drive dead time		DEAD_TIME = 10b		2000		ns	
	dodd iinio		DEAD_TIME = 11b		4000			
		H/W Device			1000			
			TDRIVE = 00b		500			
		SPI Device	TDRIVE = 01b		1000			
t <sub>DRIVE</sub>	Peak current gate drive time	SPI Device	TDRIVE = 10b		2000		ns	
	gate anve time		TDRIVE = 11b					
		H/W Device			3000			
t <sub>DRIVE_MAX</sub>	Peak current gate driv	e max time	IDRIVEP_Hx = 0000b, 0001b, 0010b, 0011b		20		μs	

## **Electrical Characteristics (continued)**

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			IDRIVEP_Hx = 0000b (GHx), V <sub>VM</sub> = 24 V	0.45	1.5	3.0	
			IDRIVEP_Lx = 0000b (GLx), V <sub>VM</sub> = 24 V	0.81	2.7	5.4	
			IDRIVEP_Hx = 0001b (GHx), $V_{VM}$ = 24 V	1.05	3.5	7	
			IDRIVEP_Lx = 0001b (GLx), V <sub>VM</sub> = 24 V	1.17	3.9	7.8	
			IDRIVEP_Hx = 0010b (GHx), $V_{VM}$ = 24 V	1.5	5	10	
			IDRIVEP_Lx = 0010b (GLx), V <sub>VM</sub> = 24 V	1.95	6.5	13	
			IDRIVEP_Hx or IDRIVEP_Lx = 0011b (GHx/GLx), $V_{VM}$ = 24 $V$	3	10	20	
			IDRIVEP_Hx or IDRIVEP_Lx = 0100b (GHx/GLx), $V_{VM}$ = 24 $V$	4.5	15	30	
			IDRIVEP_Hx or IDRIVEP_Lx = 0101b (GHx/GLx), $V_{VM}$ = 24 $V$	15	50	100	
			IDRIVEP_Hx or IDRIVEP_Lx = 0110b (GHx/GLx), $V_{VM}$ = 24 $V$	18	60	120	
		SPI Device	IDRIVEP_Hx or IDRIVEP_Lx = 0111b (GHx/GLx), $V_{VM}$ = 24 $V$	19.5	65	130	
			IDRIVEP_Hx or IDRIVEP_Lx = 1000b (GHx/GLx), $V_{VM}$ = 24 $V$	76	200	400	
			IDRIVEP_Hx or IDRIVEP_Lx = 1001b (GHx/GLx), $V_{VM}$ = 24 $V$	79.8	210	420	
	Peak source		IDRIVEP_Hx or IDRIVEP_Lx = 1010b (GHx/GLx), V <sub>VM</sub> = 24 V	98.8	260	520	
I <sub>DRIVEP</sub>	gate current		IDRIVEP_Hx or IDRIVEP_Lx = 1011b (GHx/GLx), V <sub>VM</sub> = 24 V	100.7	265	530	mA
			IDRIVEP_Hx or IDRIVEP_Lx = 1100b (GHx/GLx), V <sub>VM</sub> = 24 V	279.3	735	1470	
			IDRIVEP_Hx or IDRIVEP_Lx = 1101b (GHx/GLx), V <sub>VM</sub> = 24 V	304	800	1600	
			IDRIVEP_Hx or IDRIVEP_Lx = 1110b (GHx/GLx), $V_{VM}$ = 24 $V$	355.3	935	1870	
			$\overline{\text{IDRIVEP\_Hx}}$ or $\overline{\text{IDRIVEP\_Lx}}$ = 1111b (GHx/GLx), $V_{\text{VM}}$ = 24 V	380	1000	2000	
			IDRIVE = Tied to AGND (GHx), V <sub>VM</sub> = 24 V	0.45	1.5	3.0	
			IDRIVE = Tied to AGND (GLx), V <sub>VM</sub> = 24 V	0.81	2.7	5.4	
			IDRIVE = 18 k $\Omega$ ± 5% tied to AGND (GHx), V <sub>VM</sub> = 24 V	1.5	5	10	
			IDRIVE = 18 k $\Omega$ ± 5% tied to AGND (GLx), V <sub>VM</sub> = 24 V	1.95	6.5	13	
		H/W Device	IDRIVE = 75 k $\Omega$ ± 5% tied to AGND (GHx/GLx), V <sub>VM</sub> = 24 V	3	10	20	
		501100	IDRIVE = Hi-Z (GHx/GLx), V <sub>VM</sub> = 24 V	18	60	120	
			IDRIVE = 75 k $\Omega$ ± 5% tied to DVDD (GHx/GLx), V <sub>VM</sub> = 24 V	76	200	400	
			IDRIVE = 18 k $\Omega$ ± 5% tied to DVDD (GHx/GLx), V <sub>VM</sub> = 24 V	98.8	260	520	
			IDRIVE = Tied to DVDD (GHx/GLx), V <sub>VM</sub> = 24 V	380	1000	2000	

JAJSHI4 – MAY 2019 www.ti.com



## **Electrical Characteristics (continued)**

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT			
	FARAWLILK	1	IDRIVEN_Hx or IDRIVEN_Lx = 0000b, V <sub>VM</sub> = 24 V	0.9	3	5.4	ONIT			
					7	12.6				
			IDRIVEN Hx or IDRIVEN Lx = 0001b, V <sub>VM</sub> = 24 V	2.09	10	12.0				
			IDRIVEN_Hx or IDRIVEN_Lx = 0010b, V <sub>VM</sub> = 24 V	20	36					
			IDRIVEN Hx or IDRIVEN Lx = 0011b, V <sub>VM</sub> = 24 V	9	30	54				
			IDRIVEN Hx or IDRIVEN Lx = 0100b, V <sub>VM</sub> = 24 V							
			IDRIVEN_Hx or IDRIVEN_Lx = 0101b, V <sub>VM</sub> = 24 V	30	100	180				
			IDRIVEN_Hx or IDRIVEN_Lx = 0110b, V <sub>VM</sub> = 24 V	36	120	216				
		SPI Device	IDRIVEN_Hx or IDRIVEN_Lx = 0111b, V <sub>VM</sub> = 24 V	39	130	234				
			IDRIVEN_Hx or IDRIVEN_Lx = 1000b, V <sub>VM</sub> = 24 V	120	400	720				
			IDRIVEN_Hx or IDRIVEN_Lx = 1001b, V <sub>VM</sub> = 24 V	126	420	756				
	Peak sink		IDRIVEN_Hx or IDRIVEN_Lx = 1010b, $V_{VM} = 24 \text{ V}$	156	520	936				
I <sub>DRIVEN</sub>	gate current		IDRIVEN_Hx or IDRIVEN_Lx = 1011b, V <sub>VM</sub> = 24 V	159	530	954	mA			
			IDRIVEN_Hx or IDRIVEN_Lx = 1100b, V <sub>VM</sub> = 24 V	441	1470	2646				
			IDRIVEN_Hx or IDRIVEN_Lx = 1101b, V <sub>VM</sub> = 24 V	480	1600	2880				
			IDRIVEN_Hx or IDRIVEN_Lx = 1110b, V <sub>VM</sub> = 24 V	561	1870	3366				
			IDRIVEN_Hx or IDRIVEN_Lx = 1111b, V <sub>VM</sub> = 24 V	600	2000	3600				
			IDRIVE = Tied to AGND, V <sub>VM</sub> = 24 V	0.9	3	5.4				
			IDRIVE = 18 k $\Omega$ ± 5% tied to AGND, $V_{VM}$ = 24 V	3	10	18				
			IDRIVE = 75 k $\Omega$ ± 5% tied to AGND, $V_{VM}$ = 24 V	6	20	36				
		H/W Device	IDRIVE = Hi-Z, V <sub>VM</sub> = 24 V	36	120	216				
			IDRIVE = 75 k $\Omega$ ± 5% tied to DVDD, V <sub>VM</sub> = 24 V	120	400	720				
			IDRIVE = 18 k $\Omega$ ± 5% tied to DVDD, V <sub>VM</sub> = 24 V	156	520	936				
			IDRIVE = Tied to DVDD, V <sub>VM</sub> = 24 V	600	2000	3600				
			IDRIVEP_Hx = 0000b, V <sub>VM</sub> = 24 V	0.45	1.5	3.8				
			IDRIVEP_Hx = 0001b, V <sub>VM</sub> = 24 V	1.05	3.5	7				
		SPI Device	IDRIVEP_Hx = 0010b, V <sub>VM</sub> = 24 V	1.5	5	10				
	0		$IDRIVEP_Hx = 0011b$ , $V_{VM} = 24 V$	3	10	20				
I <sub>HOLDP</sub>	Gate holding source current after t <sub>DRIVE</sub>		All other IDRIVE settings, $V_{VM} = 24 \text{ V}$	4.5	15	30	mA			
	BINVE		IDRIVE tied to AGND, $V_{VM} = 24 \text{ V}$	0.45	1.5	3.8				
		H/W Device	IDRIVE = 18 k $\Omega$ ± 5% tied to AGND, $V_{VM}$ = 24 V	1.5	5	10				
		11/VV Device	IDRIVE = 75 k $\Omega$ ± 5% tied to AGND, $V_{VM}$ = 24 V	3	10	20				
			All other IDRIVE settings, $V_{VM} = 24 \text{ V}$	4.5	15	30				
			IDRIVEP_Hx = 0000b, $V_{VM} = 24 \text{ V}$	0.9	3	5.4				
			IDRIVEP_Hx = 0001b, $V_{VM}$ = 24 V	2	7	12.6				
		SPI Device	IDRIVEP_Hx = 0010b, $V_{VM} = 24 \text{ V}$	3	10	18				
			IDRIVEP_Hx = 0011b, $V_{VM}$ = 24 V	6	20	36				
I <sub>HOLDN</sub>	Gate holding sink current after t <sub>DRIVE</sub>		All other IDRIVE settings, V <sub>VM</sub> = 24 V	9	30	54	mA			
	ourion and tokive		IDRIVE tied to AGND, V <sub>VM</sub> = 24 V	0.9	3	5.4				
			IDRIVE = 18 k $\Omega$ ± 5% tied to AGND, $V_{VM}$ = 24 V	3	10	18				
		H/W Device	IDRIVE = 75 k $\Omega$ ± 5% tied to AGND, $V_{VM}$ = 24 V	6	20	36				
			All other IDRIVE settings, V <sub>VM</sub> = 24 V	9	30	54				
	Gate strong pulldown	current	IDRIVEP_Hx = 0000b, 0001b, 0010b, 0011b, V <sub>VM</sub> = 24 V	9	30	54	mA			
STRONG	(GHx to SHx and GLx		All other IDRIVE settings, V <sub>VM</sub> = 24 V	0.6	2	3.6	А			
R <sub>OFF</sub>	Gate hold off resistor		GHx to SHx		150	280	kΩ			
R <sub>OFF</sub>	Gate hold off resistor		GLx to PGND		150	280	kΩ			
PROTECTION	CIRCUITS									
			VM falling, UVLO report		5.2	5.4				
$V_{UVLO}$	VM undervoltage locko	out	VM rising, UVLO recovery		5.4	5.9	V			
V <sub>UVLO,DVDD</sub>	DVDD undervoltage lo	ckout				2.9	V			
V <sub>UVLO_HYS</sub>	VM undervoltage hyste	eresis	Rising to falling threshold		200		mV			

## **Electrical Characteristics (continued)**

			V <sub>M</sub> = 00 V (drillood othlor whoe flotted). Typical in		,	VM — 2 1	-
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>UVLO_DEG</sub>	VM undervoltage deglit	tch time	VM falling, UVLO report		11.5		μs
V <sub>CPUV</sub>	Charge pump undervol	tage lockout	VCP falling, CPUV report	V <sub>VM</sub> + 1.4	V <sub>VM</sub> + 2.5	V <sub>VM</sub> + 3.1	V
V	High side gets clamp		Positive clamping voltage	15	16.5	19	V
V <sub>GS_CLAMP</sub>	High-side gate clamp		Negative clamping voltage		-0.7		V
V	Open load active mode	detection	DLx – VDRAIN	150	300	430	mV
V <sub>OLA</sub>	threshold		SLx - SHx, -1 < SLx < 0	150	300	500	IIIV
I <sub>OL</sub>	Open load current				2.5		mA
			OLP_SHRT_DLY = 00b		0.25		
		SPI Device	OLP_SHRT_DLY = 01b		1.25		
t <sub>OLP</sub>	Open load passive diagnostic delay	of 1 Device	OLP_SHRT_DLY = 10b	5		ms	
			OLP_SHRT_DLY = 11b		11.5		
		H/W Device	After t <sub>WAKE</sub> and t <sub>SHORTS</sub> elapse		5		
			OLP_SHRT_DLY = 00b		0.1		
	Offline short-to-	SPI Device	OLP_SHRT_DLY = 01b		0.5		
SHORTS	battery and short-to-		OLP_SHRT_DLY = 10b		2		ms
	GND diagnostic delay		OLP_SHRT_DLY = 11b		4.4	-	
		H/W Device	After t <sub>WAKE</sub> elapses		2		
			VDS_LVL = 0000b	0.01	0.06	0.11	
			VDS_LVL = 0001b	0.08	0.13	0.18	
			VDS_LVL = 0010b	0.15	0.2	0.25	
			VDS_LVL = 0011b	0.2	0.26	0.32	
			VDS_LVL = 0100b	0.24	0.31	0.38	
			VDS_LVL = 0101b	0.38	0.45	0.52	
		SPI Device	VDS_LVL = 0110b	0.45	0.53	0.61	
			VDS_LVL = 0111b	0.51	0.6	0.69	
			VDS_LVL = 1000b	0.59	0.68	0.77	
			VDS_LVL = 1001b	0.64	0.75	0.86	V
			VDS_LVL = 1010b	0.81	0.94	1.07	
V <sub>VDS_OCP</sub>	V <sub>DS</sub> overcurrent trip voltage		VDS_LVL = 1011b	0.97	1.13	1.29	
	p ronago		VDS_LVL = 1100b	1.14	1.3	1.46	
			VDS_LVL = 1101b	1.34	1.5	1.66	
			VDS_LVL = 1110b	1.52	1.7	1.88	
			VDS_LVL = 1111b	1.69	1.88	2.07	
			VDS = Tied to AGND	0.01	0.06	0.11	
			VDS = 18 k $\Omega$ ± 5% tied to AGND	0.08	0.13	0.18	
			VDS = 75 k $\Omega$ ± 5% tied to AGND	0.2	0.26	0.32	
		H/W Device	VDS = Hi-Z	0.51	0.6	0.69	
			VDS = 75 k $\Omega$ ± 5% tied to DVDD	0.97	1.13	1.29	
			VDS = 18 k $\Omega$ ± 5% tied to DVDD	1.69	1.88	2.07	
			VDS = Tied to DVDD		Disabled		
			OCP_DEG=000b		2.5		
			OCP_DEG = 001b		4.75		
			OCP_DEG = 010b		6.75		
	V <sub>DS</sub> and V <sub>SENSE</sub>	SPI Device	OCP_DEG = 011b		8.75		
OCP_DEG	overcurrent deglitch	OI I DEVICE	OCP_DEG = 100b		10.25		μs
	time		OCP_DEG = 101b		11.5		"
			OCP_DEG = 110b		16.5		
			OCP_DEG = 111b		20.5		
		H/W Device			4.75		



## **Electrical Characteristics (continued)**

Over recommended operating conditions  $5.5 \le V_{VM} \le 60 \text{ V}$  (unless otherwise noted). Typical limits apply for  $V_{VM} = 24 \text{ V}$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			TRETRY = 00b	1	2		
	Overcurrent fault retry time	SPI Device	TRERTY = 01b	1	4		
<sup>T</sup> RETRY		SPI Device	TRETRY = 10b	6			ms
			TRETRY = 11b	1	8		
T <sub>HYS</sub>	Thermal hysteresis		Die temperature, T <sub>J</sub>	1	20		ô
T <sub>OTSD</sub>	Thermal shutdown tem	perature	Die temperature, T <sub>J</sub>	150	170	188	ô
T <sub>OTW</sub>	Thermal warning temper	erature	Die temperature, T <sub>J</sub>	130	150	169	ô

## 7.6 SPI Timing Requirements

Over recommended operating conditions unless otherwise noted. Typical limits apply for  $V_{VM} = 24 \text{ V}$ 

	1 9	31 113	VIVI		
			MIN	NOM MAX	UNIT
t <sub>READY</sub>	SPI ready after enable	VM > UVLO, ENABLE = 3.3 V		1	ms
t <sub>CLK</sub>	SCLK minimum period		100		ns
t <sub>CLKH</sub>	SCLK minimum high time		50		ns
t <sub>CLKL</sub>	SCLK minimum low time		50		ns
t <sub>SU_SDI</sub>	SDI input data setup time		20		ns
t <sub>H_SDI</sub>	SDI input data hold time		30		ns
t <sub>D_SDO</sub>	SDO output data delay time	SCLK high to SDO valid, C <sub>L</sub> = 20 pF		30	ns
t <sub>SU_nSCS</sub>	nSCS input setup time		50		ns
t <sub>H_nSCS</sub>	nSCS input hold time		50		ns
t <sub>HI_nSCS</sub>	nSCS minimum high time before a	ctive low	500		ns
t <sub>DIS_nSCS</sub>	nSCS disable time	nSCS high to SDO high impedance		10	ns





図 1. SPI Slave Mode Timing Diagram

## 7.7 Typical Characteristics



JAJSHI4 – MAY 2019 www.tij.co.jp

## 8 Detailed Description

## 8.1 Overview

The DRV8340-Q1 device is an integrated gate driver for three-phase motor driver automotive applications. These devices decrease system complexity by integrating three independent half-bridge gate drivers, charge pump, and linear regulator for the supply voltages of the high-side and low-side gate drivers. A standard serial peripheral interface (SPI) provides a simple method for configuring the various device settings and reading fault diagnostic information through an external controller. Alternatively, a hardware interface (H/W) option allows for configuring the most common settings through fixed external resistors.

The gate drivers support external N-channel high-side and low-side power MOSFETs and can drive up to 1-A source, 2-A sink peak currents. A doubler charge pump generates the supply voltage of the high-side gate drive. This charge pump architecture regulates the VCP output voltage for driving high-side power MOSFET. The supply voltage of the low-side gate driver is generated using a linear regulator from the VM power supply that regulates for driving low-side power MOSFET. A Smart Gate Drive architecture provides the ability to dynamically adjust the strength of the gate drive output current which lets the gate driver control the  $V_{DS}$  switching speed of the power MOSFET. This feature lets the user remove the external gate drive resistors and diodes, reducing the component count in the bill of materials (BOM), cost, and area of the printed circuit board (PCB). The architecture also uses an internal state machine to protect against short-circuit events in the gate driver, control the half-bridge dead time, and protect against dV/dt parasitic turnon of the external power MOSFET.

In addition to the high level of device integration, the DRV8340-Q1 device provides a wide range of integrated protection features. These features include power supply undervoltage lockout (UVLO), charge pump undervoltage lockout (CPUV),  $V_{DS}$  overcurrent monitoring (OCP), gate driver short-circuit detection (GDF), and overtemperature shutdown (OTW and OTSD). Fault events are indicated by the nFAULT pin with detailed information available in the SPI registers on the SPI device version.

## 8.2 Functional Block Diagram




図 6. Block Diagram for DRV8340H

JAJSHI4 – MAY 2019 www.tij.co.jp

## TEXAS INSTRUMENTS

## **Functional Block Diagram (continued)**




図 7. Block Diagram for DRV8340S

## 8.3 Feature Description

#### 8.3.1 Three Phase Smart Gate Drivers

The DRV8340-Q1 device integrates three, half-bridge gate drivers, each capable of driving high-side and low-side N-channel power MOSFETs. A doubler charge pump provides the correct gate bias voltage to the high-side MOSFET across a wide operating voltage range in addition to providing 100% support of the duty cycle. An internal linear regulator provides the gate bias voltage for the low-side MOSFETs. The half-bridge gate drivers can be used in combination to drive a three-phase motor or separately to drive other types of loads.

## **Feature Description (continued)**

The DRV8340-Q1 device implements a Smart Gate Drive architecture which allows the user to dynamically adjust the gate drive current without requiring external resistors to limit the gate current. Additionally, this architecture provides a variety of protection features for the external MOSFETs including automatic dead time insertion, prevent of parasitic dV/dt gate turnon, and gate fault detection.

#### 8.3.1.1 PWM Control Modes

The DRV8340-Q1 device provides eight different PWM control modes in the SPI device and seven different modes in the H/W device to support various commutation and control methods. Texas Instruments does not recommend changing the MODE pin or PWM\_MODE register during operation of the power MOSFETs. Set all INHx and INLx pins to logic low before making a MODE pin or PWM\_MODE register change. 表 3 shows the different mode settings for the SPI device. The MODE bit setting of 100b is not available in the H/W device.

H/W DEVICE	SPI DEVICE	MODE SETTINGS
Tied to AGND	000b	6x PWM
18 $k\Omega$ to AGND	001b	3x PWM
75 k $\Omega$ to AGND	010b	1x PWM
Hi-Z	011b	Independent half-bridge (for all three half-bridges)
Not Available	100b	Phases A and B are independent half-bridges, Phase C is independent FET
75 k $\Omega$ to DVDD	101b	Phases B and C are independent half-bridges, Phase A is independent FET
18 kΩ to DVDD	110b	Phases A is independent half-bridge, Phase B and C are independent FET
0.47 kΩ to DVDD	111b	Independent MOSFET (for all three half-bridges)

表 3. 6x PWM Mode Truth Table

## 8.3.1.1.1 6x PWM Mode (PWM\_MODE = 000b or MODE Pin Tied to AGND)

In 6x PWM mode, each half-bridge supports three output states: low, high, or high-impedance (Hi-Z). The corresponding INHx and INLx signals control the output state as listed in 表 4.

INLx	INHx	GLx	GHx	SHx + DLx
0	0	L	L	Hi-Z
0	1	L	Н	Н
1	0	Н	L	L
1	1	L	L	Hi-Z

表 4. 6x PWM Mode Truth Table




図 8. 6-PWM Mode

## 8.3.1.1.2 3x PWM Mode (PWM\_MODE = 001b or MODE Pin = 18 k $\Omega$ to AGND)

In 3x PWM mode, the INHx pin controls each half-bridge and supports two output states: low or high. The INLx pin is used to put the half bridge in the Hi-Z state. If the Hi-Z state is not required, tie all INLx pins to logic high. The corresponding INHx and INLx signals control the output state as listed in 表 5.

表 5. 3x PWM Mode Truth Table

INLx	INHx	GLx	GHx	SHx + DLx
0	X	L	L	Hi-Z
1	0	Н	L	L
1	1	L	Н	Н




図 9. 3-PWM Mode

## 8.3.1.1.3 1x PWM Mode (PWM\_MODE = 010b or MODE Pin = 75 k $\Omega$ to AGND)

In 1x PWM mode, the DRV8340-Q1 device uses 6-step block commutation tables that are stored internally. This feature allows for a three-phase BLDC motor to be controlled using one PWM sourced from a simple controller. The PWM is applied on the INHA pin and determines the output frequency and duty cycle of the half-bridges.

The half-bridge output states are managed by the INLA, INHB, and INLB pins which are used as state logic inputs. The state inputs can be controlled by an external controller or connected directly to the digital outputs of the Hall effect sensor from the motor (INLA = HALL\_A, INHB = HALL\_B, INLB = HALL\_C). The 1x PWM mode usually operates with synchronous rectification (low-side MOSFET recirculation); however, the mode can be configured to use asynchronous rectification (MOSFET body diode freewheeling) on SPI devices. This configuration is set using the 1PWM\_COM bit in the SPI registers.

The INHC input controls the direction through the 6-step commutation table which is used to change the direction of the motor when Hall effect sensors are directly controlling the state of the INLA, INHB, and INLB inputs. Tie the INHC pin low if this feature is not required.

The INLC input brakes the motor by turning off all high-side MOSFETs and turning on all low-side MOSFETs when the INLC pin is pulled low. This brake is independent of the state of the other input pins. Tie the INLC pin high if this feature is not required. In the SPI device, the brake and coast mode can also be selected by the 1PWM\_BRAKE register (see 表 22).

		LOGIC A	AND HALL	INPUTS			GATE DRIVE OUTPUTS <sup>(1)</sup>							
CTATE		INHC = 0			INHC = 1		PHA	SE A	PHA	SE B	PHA	PHASE C		
STATE	INLA	INHB	INLB	INLA	INHB	INLB	GHA	GLA	GHB	GLB	GHC	GLC	DESCRIPTION	
Stop	0	0	0	0	0	0	L	L	L	L	L	L	Stop	
Align	1	1	1	1	1	1	PWM	!PWM	L	Н	L	Н	Align	
1	1	1	0	0	0	1	L	L	PWM	!PWM	L	Н	$B \rightarrow C$	
2	1	0	0	0	1	1	PWM	!PWM	L	L	L	Н	$A\toC$	
3	1	0	1	0	1	0	PWM	!PWM	L	Н	L	L	$A \rightarrow B$	
4	0	0	1	1	1	0	L	L	L	Н	PWM	!PWM	$C\toB$	
5	0	1	1	1	0	0	L	Н	L	L	PWM	!PWM	$C \rightarrow A$	
6	0	1	0	1	0	1	L	Н	PWM	!PWM	L	L	$B \rightarrow A$	

表 6. Synchronous 1x PWM Mode

## 表 7. Asynchronous 1x PWM Mode 1PWM\_COM = 1 (SPI Only)

		LOGIC A	AND HALL	INPUTS			GATE DRIVE OUTPUTS						
CTATE		INHC = 0			INHC = 1		PHA	SE A	PHA	SE B	PHA	SE C	DECODIDATION
STATE	INLA	INHB	INLB	INLA	INHB	INLB	GHA	GLA	GHB	GLB	GHC	GLC	DESCRIPTION
Stop	0	0	0	0	0	0	L	L	L	L	L	L	Stop
Align	1	1	1	1	1	1	PWM	L	L	Н	L	Н	Align
1	1	1	0	0	0	1	L	L	PWM	L	L	Н	$B \rightarrow C$
2	1	0	0	0	1	1	PWM	L	L	L	L	Н	$A \rightarrow C$
3	1	0	1	0	1	0	PWM	L	L	Н	L	L	$A \rightarrow B$
4	0	0	1	1	1	0	L	L	L	Н	PWM	L	$C \rightarrow B$
5	0	1	1	1	0	0	L	Н	L	L	PWM	L	$C \rightarrow A$
6	0	1	0	1	0	1	L	Н	PWM	L	L	L	$B \rightarrow A$

☑ 10 and ☑ 11 show the different possible configurations in 1x PWM mode.

<sup>(1) !</sup>PWM is the inverse of the PWM signal.

JAJSHI4-MAY 2019 www.tij.co.jp




図 10. 1x PWM—Simple Controller

1

図 11. 1x PWM—Hall Effect Sensor

Н

#### 8.3.1.1.4 Independent Half-Bridge PWM Mode (PWM MODE = 011b or MODE Pin is > 1.5 M $\Omega$ to AGND or Hi-Z)

In independent half-bridge PWM mode, the INHx pin controls each half-bridge independently and supports two output states; low or high. The corresponding INHx and INLx signals control the output state as listed in 表 8. The INLx pin is used to change the half-bridge to high impedance. If the high-impedance (Hi-Z) state is not required, tie all INLx pins logic high.

**INL**x **INHx GLx GHx** 0 Χ L L 0 Н 1 L

L

表 8. Independent Half-Bridge Mode Truth Table

## 1 8.3.1.1.5 Phases A and B are Independent Half-Bridges, Phase C is Independent FET (MODE = 100b)

In this mode, phases A and B are independent half-bridge control, with independent fault handling and dead time enforcement by the device. Phase C is independent FET mode where the dead time inserted by the device is bypassed and both MOSFETs can be turned-on at the same time. This mode is not available in the H/W version.

#### 8.3.1.1.6 Phases B and C are Independent Half-Bridges, Phase A is Independent FET (MODE = 101b or MODE Pin is 75 k $\Omega$ to DVDD)

In this mode, phases B and C are independent half-bridge control, with independent fault handling and dead time enforcement by the device. Phase A is independent FET mode where the dead time inserted by the device is bypassed and both MOSFETs can be turned-on at the same time.

#### 8.3.1.1.7 Phases A is Independent Half-Bridge, Phases B and C are Independent FET (MODE = 110b or MODE Pin is 18 k $\Omega$ to DVDD)

In this mode, phase A is independent half-bridge control, with dead time enforcement by the device. Phases B and C are independent FET mode where the dead time is bypassed and both MOSFETs in a given phase can be turned-on at the same time. Fault handling is also done independently for each FET in phases B and C.

## 8.3.1.1.8 Independent MOSFET Drive Mode (PWM\_MODE = 111b or MODE Pin = 0.47 k $\Omega$ to DVDD)

In independent MOSFET drive mode, the INHx and INLx pins control the outputs, GHx and GLx, respectively. This control mode lets the DRV8340-Q1 device drive separate high-side and low-side loads with each halfbridge. These types of loads include unidirectional brushed DC motors, solenoids, and low-side and high-side switches. In this mode, turning on both the high-side and low-side MOSFETs at the same time in a given halfbridge gate driver is possible to use the device as a high-side or low-side driver. The dead time (t<sub>DEAD</sub>) is bypassed in the mode and must be inserted by the external MCU.

**INL**x **INHx** GLx GHx 0 0 L L 0 1 L Н 1 0 Н L 1 Н Н 1

表 9. Independent PWM Mode Truth Table



🗵 12 shows how the DRV8340-Q1 device can be used to connect a high-side load and a low-side load at the same time with one half-bridge and drive the loads independently. In this mode, the VDS monitors are active for both the MOSFETs to protect from an overcurrent condition.




図 12. Independent PWM High-Side and Low-Side Drivers

If the half-bridge is used to implement only a high-side or low-side driver, using the VDS monitors to help protect from an overcurrent condition is possible as shown in 🗵 13 or 🗵 14. The unused gate driver can stay disconnected.




図 13. One High-Side Driver

図 14. One Low-Side Driver

JAJSHI4 – MAY 2019 www.tij.co.jp



☑ 15 shows how the DRV8340-Q1 device can be used to connect a solenoid load where both the high-side and low-side MOSFETs can be turned on at the same time to drive the load without causing shoot-through. TI recommends having the external diodes for current recirculation. If a half-bridge is not used, the gate pins (GHx and GLx) can stay unconnected and the sense pins (SHx and DLx) can be tied directly or with a resistor to GND.




図 15. Solenoid Drive Configuration

## 8.3.1.2 Device Interface Modes

The DRV8340-Q1 device supports two different interface modes (SPI and hardware) to let the end application design for either flexibility or simplicity. The two interface modes share the same four pins, allowing the different versions to be pin-to-pin compatible. This compatibility lets application designers evaluate with one interface version and potentially switch to another with minimal modifications to their circuit design and layout.

#### 8.3.1.2.1 Serial Peripheral Interface (SPI)

The SPI devices support a serial communication bus that lets an external controller send and receive data with the DRV8340-Q1 device. This support lets the external controller configure device settings and read detailed fault information. The interface is a four wire interface using the SCLK, SDI, SDO, and nSCS pins which are described as follows:

- The SCLK pin is an input that accepts a clock signal to determine when data is captured and propagated on the SDI and SDO pins.
- The SDI pin is the data input.
- The SDO pin is the data output. The SDO pin has a push-pull output structure.
- The nSCS pin is the chip select input. A logic low signal on this pin enables SPI communication with the DRV8340-Q1 device.


For more information on the SPI, see the SPI Communication section.

## 8.3.1.2.2 Hardware Interface

Hardware interface devices convert the four SPI pins into four resistor-configurable inputs which are IDRIVE, MODE, and VDS. This conversion lets the application designer configure the most common device settings by tying the pin logic high or logic low, or with a simple pullup or pulldown resistor. This removes the requirement for an SPI bus from the external controller. General fault information can still be obtained through the nFAULT pin.

- The IDRIVE pin configures the gate drive current strength.
- The MODE pin configures the PWM control mode.
- The VDS pin configures the voltage threshold of the V<sub>DS</sub> overcurrent monitors.

For more information on the hardware interface, see the *Pin Diagrams* section.



## 8.3.1.3 Gate Driver Voltage Supplies

The voltage supply for the high-side gate driver is created using a doubler charge pump that operates from the VM voltage supply input. The charge pump lets the gate driver correctly bias the high-side MOSFET gate with respect to the source across a wide input supply voltage range. The charge pump is regulated to keep a fixed output voltage  $V_{VCP}$  and supports an average output current  $I_{GATE\_HS}$ . The charge pump is continuously monitored for undervoltage events to prevent under-driven MOSFET conditions. The charge pump requires a ceramic capacitor between the VM and VCP pins to act as the storage capacitor. Additionally, a flying capacitor is required between the CPH and CPL pins.




図 18. Charge Pump Architecture


The voltage supply of the low-side gate driver is created using a linear regulator that operates from the VM voltage supply input. The linear regulator lets the gate driver correctly bias the low-side MOSFET gate with respect to ground. The linear regulator output is  $V_{GSL}$  and supports an output current  $I_{GATE\_LS}$ .

JAJSHI4 – MAY 2019 www.tij.co.jp

## TEXAS INSTRUMENTS

#### 8.3.1.4 Smart Gate Drive Architecture

The DRV8340-Q1 gate drivers use an adjustable, complimentary, push-pull topology for both the high-side and low-side drivers. This topology allows for both a strong pullup and pulldown of the external MOSFET gates.



☑ 19. Charge Pump Architecture

Additionally, the gate drivers use a Smart Gate Drive architecture to provide additional control of the external power MOSFETs, additional steps to protect the MOSFETs, and optimal tradeoffs between efficiency and robustness. This architecture is implemented through two components called IDRIVE and TDRIVE which are described in the *IDRIVE: MOSFET Slew-Rate Control* section and *TDRIVE: MOSFET Gate Drive Control* section. 図 20 shows the high-level functional block diagram of the gate driver.

The IDRIVE gate drive current and TDRIVE gate drive time should be initially selected based on the parameters of the external power MOSFET used in the system and the desired rise and fall times (see the *Application and Implementation* section).

The high-side gate driver also implements a Zener clamp diode to help protect the external MOSFET gate from overvoltage conditions in the case of external short-circuit events on the MOSFET.




図 20. Gate Driver Block Diagram

#### 8.3.1.4.1 IDRIVE: MOSFET Slew-Rate Control

The IDRIVE component implements adjustable gate drive current to control the MOSFET  $V_{DS}$  slew rates. The MOSFET  $V_{DS}$  slew rates are a critical factor for optimizing radiated emissions, energy, and duration of diode recovery spikes, dV/dt gate turnon resulting in shoot-through, and switching voltage transients related to parasitics in the external half-bridge. The IDRIVE component operates on the principal that the MOSFET  $V_{DS}$  slew rates are predominately determined by the rate of gate charge (or gate current) delivered during the MOSFET  $V_{CS}$  or Miller charging region. By letting the gate driver adjust the gate current, the gate driver can effectively control the slew rate of the external power MOSFETs.

The IDRIVE component lets the DRV8340-Q1 device dynamically switch between gate drive currents either through a register setting on SPI devices or the IDRIVE pin on hardware interface devices. The SPI devices provide 16 I<sub>DRIVE</sub> settings ranging from 1.5-mA to 1-A source and 3-mA to 2-A sink. Hardware interface devices provide 7 I<sub>DRIVE</sub> settings within the same ranges. The setting of the gate drive current is delivered to the gate during the turnon and turnoff of the external power MOSFET for the t<sub>DRIVE</sub> duration. After the MOSFET turnon or turnoff, the gate driver switches to a smaller hold current (I<sub>HOLD</sub>) to improve the gate driver efficiency. In the event of an overcurrent condition, the IDRIVE component is automatically decreased to help prevent device damage. For additional details on the IDRIVE settings, see the *Register Maps* section for the SPI devices and the *Pin Diagrams* section for the hardware interface devices.

## 8.3.1.4.2 TDRIVE: MOSFET Gate Drive Control

The TDRIVE component is an integrated gate drive state machine that provides automatic dead time insertion through handshaking between the high-side and low-side gate drivers, parasitic dV/dt gate turnon prevention, and MOSFET gate fault detection.



JAJSHI4 – MAY 2019 www.tij.co.jp

The first component of the TDRIVE state machine is automatic dead time insertion. Dead time is period of time between the switching of the external high-side and low-side MOSFETs to make sure that they do not cross conduct and cause shoot-through. The DRV8340-Q1 device uses  $V_{GS}$  voltage monitors to measure the MOSFET gate-to-source voltage and determine the correct time to switch instead of relying on a fixed time value. This feature lets the dead time of the gate driver adjust for variation in the system such as temperature drift and variation in the MOSFET parameters. An additional digital dead time ( $t_{DEAD}$ ) can be inserted and is adjustable through the registers on SPI devices.

The second component of the TDRIVE state machine is parasitic dV/dt gate turnon prevention. To implement this component, the TDRIVE state machine enables a strong pulldown current (I<sub>STRONG</sub>) on the opposite MOSFET gate whenever a MOSFET is switching. The strong pulldown occurs for the TDRIVE duration. This feature helps remove parasitic charge that couples into the MOSFET gate when the voltage half-bridge switch node slews rapidly.

The third component implements a gate-fault detection scheme to detect pin-to-pin solder defects, a MOSFET gate failure, or a MOSFET gate stuck-high or stuck-low voltage condition. This implementation is done with a pair of  $V_{GS}$  gate-to-source voltage monitors for each half-bridge gate driver. When the gate driver receives a command to change the state of the half-bridge it starts to monitor the gate voltage of the external MOSFET. If, at the end of the  $t_{DRIVE}$  period, the  $V_{GS}$  voltage has not increased the correct threshold, the gate driver reports a fault. To make sure that a false gate drive fault (GDF) is not detected, a  $t_{DRIVE}$  time should be selected that is longer than the time required to charge or discharge the MOSFET gate. The  $t_{DRIVE}$  time does not increase the PWM time and will terminate if another PWM command is received while active. In the SPI device, for IDRIVE bit settings of 0000b, 0001b, 0010b, and 0011b, a longer  $t_{DRIVE}$  time of 20- $\mu$ s is automatically selected by the TDRIVE\_MAX bit. If the 20- $\mu$ s  $t_{DRVIE}$  time is not required, write a 0 to the TDRIVE\_MAX bit to disable it and set the  $t_{DRIVE}$  time by the TDRIVE bits. For all other IDRIVE settings, writing to the TDRIVE\_MAX bit is disabled. This option is not available in the H/W device.

For additional details on the TDRIVE settings, see the *Register Maps* section for SPI devices and the *Pin Diagrams* section for hardware interface devices. 

21 shows an example of the TDRIVE state machine in operation.




図 21. TDRIVE State Machine

#### 8.3.1.4.3 Propagation Delay

The propagation delay time  $(t_{pd})$  is measured as the time between an input logic edge to a detected output change. This time has three parts consisting of the digital input deglitcher delay, the digital propagation delay, and the delay through the analog gate drivers.

The input deglitcher prevents high-frequency noise on the input pins from affecting the output state of the gate drivers. To support multiple control modes and dead time insertion, a small digital delay is added as the input command propagates through the device. Lastly, the analog gate drivers have a small delay that contributes to the overall propagation delay of the device.

## 8.3.1.4.4 MOSFET V<sub>DS</sub> Monitors

The gate drivers implement adjustable  $V_{DS}$  voltage monitors to detect overcurrent or short-circuit conditions on the external power MOSFETs. When the monitored voltage is greater than the  $V_{DS}$  trip point  $(V_{VDS\_OCP})$  for longer than the deglitch time  $(t_{OCP})$ , an overcurrent condition is detected and action is taken according to the device  $V_{DS}$  fault mode.

The high-side  $V_{DS}$  monitors measure the voltage between the VDRAIN and SHx pins. The low-side  $V_{DS}$  monitor measures between the DLx and SLx pins.

The  $V_{VDS\_OCP}$  threshold is programmable from 0.06 V to 1.88 V. For additional information on the  $V_{DS}$  monitor levels, see the *Register Maps* section for SPI devices and in the *Pin Diagrams* section hardware interface device.




図 22. DRV8340-Q1 V<sub>DS</sub> Monitors

#### 8.3.1.4.5 VDRAIN Sense Pin

The DRV8340-Q1 device provides a separate sense pin for the common point of the high-side MOSFET drain. This pin is called VDRAIN. This pin lets the sense line for the overcurrent monitors (VDRAIN) and the power supply (VM) stay separate and prevent noise on the VDRAIN sense line. This separation also lets implementation of a small filter on the gate driver supply (VM) or insertion of a boost converter to support lower voltage operation if desired. Care must still be used when designing the filter or separate supply because VM is still the reference point for the VCP charge pump that supplies the high-side gate drive voltage (V<sub>GSH</sub>). The VM supply must not drift too far from the VDRAIN supply to avoid violating the V<sub>GS</sub> voltage specification of the external power MOSFETs.

## 8.3.1.4.6 nFAULT Pin

The nFAULT pin has an open-drain output and should be pulled up to a 5 V or 3.3 V supply. When a fault is detected, the nFAULT line is logic low. For a 3.3-V pullup the nFAULT pin can be tied to the DVDD pin with a resistor (refer to the *Application and Implementation* section). For a 5-V pullup an external 5-V supply must be used.

JAJSHI4 – MAY 2019 www.tij.co.jp






図 23. nFAULT Pin

During the power-up sequence, or when going from sleep mode, the digital core of the device is enabled to a VM voltage of approximately 3.3 V and the device is fully operational after VM exceeds 5.5 V. After the digital core is alive if the VM does not exceed 5.5 V within 100-µs the device will flag a UVLO fault. In the H/W device, the nFAULT pin is driven low. In the SPI device, the FAULT and ULVO bits will be latched high

## 8.3.2 DVDD Linear Voltage Regulator

A 3.3-V, 30-mA linear regulator is integrated into the DRV8340-Q1 device and is available for use by external circuitry. This regulator can provide the supply voltage for a low-power MCU or other circuitry supporting low current. The output of the DVDD regulator should be bypassed near the DVDD pin with a X5R or X7R, 1-μF, 6.3-V ceramic capacitor routed directly back to the adjacent AGND ground pin.

The DVDD nominal, no-load output voltage is 3.3 V. When the DVDD load current exceeds 30 mA, the regulator functions like a constant-current source. The output voltage drops significantly with a current load greater than 30 mA.




図 24. DVDD Linear Regulator Block Diagram

Use 式 1 to calculate the power dissipated in the device by the DVDD linear regulator.

$$P = (V_{VM} - V_{DVDD}) \times I_{DVDD}$$
(1)

For example, at a V<sub>VM</sub> of 24 V, drawing 20 mA out of DVDD results in a power dissipation as shown in 式 2.

$$P = (24 \text{ V} - 3.3 \text{ V}) \times 20 \text{ mA} = 414 \text{ mW}$$
 (2)

## 8.3.3 Pin Diagrams

☑ 25 shows the input structure for the logic level pins, INHx, INLx, ENABLE, nSCS, SCLK, and SDI. The input can be driven with a voltage or external resistor.





図 25. Logic-Level Input Pin Structure

☑ 26 shows the structure of the seven level input pins, MODE, IDRIVE and VDS, on hardware interface devices. The input can be set with an external resistor.



**図 26. Seven Level Input Pin Structure** (1)

27 shows the structure of the open-drain output pin, nFAULT. The open-drain output requires an external pullup resistor to function correctly.

<sup>(1)</sup>  $V_{17}$  requires a 0.47 k $\Omega$  resistor to DVDD for MODE input pin. VDS and IDRIVE pins can be directly tied to DVDD.




図 27. Open-Drain Output Pin Structure

## 8.3.4 Gate Driver Protective Circuits

The DRV8340-Q1 device is protected against VM undervoltage, charge pump undervoltage, MOSFET VDS overcurrent, gate driver shorts, and overtemperature events. The DRV8340-Q1 device also provides a detection mechanism for open-load, offline short-to-supply, and offline short-to-ground conditions. When a fault occurs, the individual fault bit is set high along with the global FAULT bit in the FAULT status register for the SPI device. The FAULT bit is OR'ed with all the other individual status bits. In the H/W device, only the nFAULT pin is driven low during a fault condition. Some of the protection and detection features can be disabled through SPI in the SPI device, or the nDIAG pin in the H/W device



## 表 10. Fault Action and Response

FAULT	CONDITION	CONFIGURATION	REPORT	GATE DRIVER	LOGIC	RECOVERY
VM undervoltage (UVLO)	V <sub>VM</sub> < V <sub>UVLO</sub>	-	nFAULT	Hi-Z	Disabled	Automatic: $V_{VM} > V_{UVLO}$
Charge pump undervoltage (CPUV)	V <sub>VCP</sub> < V <sub>CPUV</sub>	DIS_CPUV = 0b	nFAULT	Hi-Z	Active	Automatic: V <sub>VCP</sub> > V <sub>CPUV</sub>
		DIS_CPUV = 1b	None	Active	Active	
V <sub>DS</sub> overcurrent (VDS_OCP)	V <sub>DS</sub> > V <sub>VDS_OCP</sub>	OCP_MODE = 00b	nFAULT	Hi-Z	Active	Latched: CLR_FLT, ENABLE Pulse
		OCP_MODE = 01b	nFAULT	Hi-Z	Active	Retry: t <sub>RETRY</sub>
		OCP_MODE = 10b	nFAULT	Active	Active	Report only
		OCP_MODE = 11b	None	Active	Active	No action
Gate driver fault (GDF)	Gate voltage stuck > t <sub>DRIVE</sub>	DIS_GDF = 0b	nFAULT	Hi-Z	Active	Latched: CLR_FLT, ENABLE Pulse
		DIS_GDF = 1b	None	Active	Active	No action
Thermal warning (OTW)	$T_J > T_{OTW}$	OTW_REP = 0b	None	Active	Active	No action
		OTW_REP = 1b	nFAULT	Active	Active	Automatic: $T_J < T_{OTW} - T_{HYS}$
Thermal shutdown (OTSD)	$T_J > T_{OTSD}$	OTSD_MODE = 0b	nFAULT	Hi-Z	Active	Latched: CLR_FLT, ENABLE Pulse
		OTSD_MODE = 1b	nFAULT	Hi-Z	Active	Automatic: $T_J < T_{OTSD} - T_{HYS}$
Open load passive (OLP)	No load detected	EN_OLP = 0b	None	Hi-Z	Active	No action
		EN_OLP = 1b	nFAULT	Hi-Z	Active	Report only
Open load active (OLA)	No load detected	EN_OLA_X = 0b	None	Active	Active	No action
		EN_OLA_X = 1b	nFAULT	Active	Active	Report only
Offline short-to-supply (SHT_BAT)	Phase node short-to-supply	EN_SHT_TST = 0b	None	Hi-Z	Active	No action
		EN_SHT_TST = 1b	nFAULT	Hi-Z	Active	Report only
Offline short-to-ground (SHT_GND)	Phase node short-to-ground	EN_SHT_TST = 0b	None	Hi-Z	Active	No action
		EN_SHT_TST = 1b	nFAULT	Hi-Z	Active	Report only
Device internal memory <sup>(1)</sup> data fault	Memory checksum fault detected	_	nFAULT	Active	Active	No action

<sup>(1)</sup> The DRV8340-Q1 has a OTP (one time program) memory which stores TI internal data used for analog functional blocks. The memory has a check-sum feature, and nFAULT is pulled low if a fault is detected at power up.



## 8.3.4.1 VM Supply Undervoltage Lockout (UVLO)

If at any time the input supply voltage on the VM pin falls lower than the  $V_{UVLO}$  threshold, all of the external MOSFETs are disabled, the charge pump is disabled, and the nFAULT pin is driven low. The FAULT and VM\_UVLO bits are also latched high in the registers on SPI devices. Normal operation starts again (gate driver operation and the nFAULT pin is released) when the VM undervoltage condition clears. The VM UVLO bit stays set until cleared through the CLR FLT bit or an ENABLE pin reset pulse (t<sub>RST</sub>).

## 8.3.4.2 VCP Charge Pump Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin (charge pump) falls lower than the CPUV threshold voltage of the charge pump, all of the external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT and CPUV bits are also latched high in the registers in the SPI device. Normal operation starts again (gate driver operation and the nFAULT pin is released) when the VCP undervoltage condition is removed. The FAULT and CPUV bits stay set until cleared through the CLR\_FLT bit or an ENABLE pin reset pulse (t<sub>RST</sub>). Setting the DIS\_CPUV bit high on the SPI devices disables this protection feature. If the DIS\_CPUV bit is set high and a charge pump undervoltage condition occurs, the device keeps operating but the CPUV fault bit is set high in the SPI register until cleared through the CLR FLT bit or an ENABLE pin reset pulse (t<sub>RST</sub>). CPUV protection cannot be disabled in the H/W device.

## 8.3.4.3 MOSFET V<sub>DS</sub> Overcurrent Protection (VDS\_OCP)

A MOSFET overcurrent event is sensed by monitoring the VDS voltage drop across the external MOSFET R<sub>DS(on)</sub>. If the voltage across an enabled MOSFET exceeds the V<sub>VDS OCP</sub> threshold for longer than the t<sub>OCP DEG</sub> deglitch time, a VDS\_OCP event is recognized and action is done according to the OCP\_MODE. On hardware interface devices, the V<sub>VDS OCP</sub> threshold is set with the VDS pin, the t<sub>OCP DEG</sub> is fixed at 4 μs, and the OCP\_MODE is configured for latched shutdown but can be disabled by tying the VDS pin to DVDD. In the SPI device, the V<sub>VDS OCP</sub> threshold is set through the VDS\_LVL SPI register, the t<sub>OCP DEG</sub> is set through the OCP\_DEG bits in the SPI register, and the OCP\_MODE bit can operate in four different modes: V<sub>DS</sub> latched shutdown, V<sub>DS</sub> automatic retry, V<sub>DS</sub> report only, and V<sub>DS</sub> disabled.

## 8.3.4.3.1 V<sub>DS</sub> Latched Shutdown (OCP\_MODE = 00b)

After a VDS\_OCP event in this mode, all external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT, VDS OCP, and corresponding MOSFET OCP bits are latched high in the SPI registers. Normal operation starts again (gate driver operation and the nFAULT pin is released) when the VDS\_OCP condition clears and a clear faults command is issued either through the CLR\_FLT bit or an ENABLE reset pulse (t<sub>RST</sub>). This is the default mode in both the H/W and SPI device options.

## 8.3.4.3.2 V<sub>DS</sub> Automatic Retry (OCP\_MODE = 01b)

After a VDS OCP event in this mode, all the external MOSFETs are disabled and the nFAULT pin is driven low. The FAULT, VDS\_OCP, and corresponding MOSFET OCP bits are latched high in the SPI registers. Normal operation starts again automatically (gate driver operation and the nFAULT pin is released) after the t<sub>RETRY</sub> time elapses. The FAULT, VDS\_OCP, and MOSFET OCP bits stay latched until the t<sub>RFTRY</sub> period expires.

## 8.3.4.3.3 $V_{DS}$ Report Only (OCP\_MODE = 10b)

No protective action occurs after a VDS OCP event in this mode. The overcurrent event is reported by driving the nFAULT pin low and latching the FAULT, VDS\_OCP, and corresponding MOSFET OCP bits high in the SPI registers. The gate drivers continue to operate as usual. The external controller manages the overcurrent condition by acting appropriately. The reporting clears (nFAULT pin is released) when the VDS\_OCP condition clears and a clear faults command is issued either through the CLR\_FLT bit or an ENABLE reset pulse (t<sub>RST</sub>).

## 8.3.4.3.4 V<sub>DS</sub> Disabled (OCP\_MODE = 11b)

No action occurs after a VDS OCP event in this mode. The VDS overcurrent monitor is disabled for all three half-bridges at the same time and the DIS\_VDS\_x bits are locked. In the H/W device, VDS\_OCP is disabled for all three half-bridges at the same time through the VDS pin.

## 8.3.4.4 Gate Driver Fault (GDF)

The GHx and GLx pins are monitored such that if the voltage on the external MOSFET gate does not increase or decrease after the t<sub>DRIVE</sub> time, a gate driver fault is detected. This fault may be encountered if the GHx or GLx pins are shorted to the PGND, SHx, SLx, or VM pins. Additionally, a gate driver fault may be encountered if the selected IDRIVE setting is not sufficient to turn on the external MOSFET within the t<sub>DRIVE</sub> period. After a gate driver fault is detected, all external MOSFETs are disabled and the nFAULT pin driven low. In addition, the FAULT, GDF, and corresponding VGS bits are latched high in the SPI registers. Normal operation starts again (gate driver operation and the nFAULT pin is released) when the gate driver fault condition is removed and a clear faults command is issued either through the CLR\_FLT bit or an ENABLE reset pulse (t<sub>RST</sub>). In the SPI device, setting the DIS\_GDF bit high disables this protection feature. If DIS\_GDF bit is set high and a gate drive fault occurs, the device keeps operating but the appropriate VGS fault bit is set high in the SPI register until cleared through the CLR\_FLT bit or an ENABLE pin reset pulse (t<sub>RST</sub>). GDF cannot be disabled in the H/W device option.

Gate driver faults can indicate that the selected IDRIVE or  $t_{DRIVE}$  settings are too low to slew the external MOSFET in the desired time. Increasing either the IDRIVE or  $t_{DRIVE}$  setting can resolve gate driver faults in these cases. Alternatively, if a gate-to-source short occurs on the external MOSFET, a gate driver fault is reported because of the MOSFET gate not turning on. The  $t_{DRIVE}$  time also refers to the GDF fault blanking time.

Fault handling is done as follows based on the MODE setting:

- In 6x, 3x, and 1x PWM modes a GDF fault in one of the external MOSFETs turns off all the MOSFETs.
- In independent half-bridge mode (MODE = 011b or MODE pin is Hi-Z) a GDF fault in one half-bridge only
  disables both the MOSFETs in that half-bridge. The MOSFETs in the other half-bridges operate as
  commanded.
- In independent MOSFET mode (MODE = 111b or MODE pin tied to DVDD) a GDF fault in a MOSFET only
  disables that particular MOSFET. All the other MOSFETs operate as commanded. The same fault handling
  scheme applies for MODE = 100b, 101b, and 110b.
- A GDF fault in phases set as Independent half-bridge disables both MOSFETs in that particular phase.
- A GDF fault in phases set as Independent FET mode disables the MOSFET where the fault occurred.

#### 8.3.4.5 Thermal Warning (OTW)

If the die temperature exceeds the trip point of the thermal warning (T<sub>OTW</sub>), the OTW bit is set in the registers of SPI devices. The device performs no additional action and continues to function. When the die temperature falls lower than the hysteresis point of the thermal warning, the OTW bit clears automatically. The OTW bit can also be configured to report on the nFAULT pin by setting the OTW\_REP bit to 1 through the SPI registers. OTW is not available in the H/W device.

#### 8.3.4.6 Thermal Shutdown (OTSD)

If the die temperature exceeds the trip point of the thermal shutdown limit  $(T_{OTSD})$ , all the external MOSFETs are disabled, the charge pump is shut down, and the nFAULT pin is driven low. In addition, the FAULT and OTSD bits are latched high. This protection feature cannot be disabled. The overtemperature protection can operate in two different modes.

#### 8.3.4.6.1 Latched Shutdown (OTSD\_MODE = 0b)

In latched shutdown mode, after a OTSD event, normal operation starts again (motor driver operation and the nFAULT line released) when the OTSD condition is removed and a clear faults command has been issued either through the CLR\_FLT bit or an nSLEEP reset pulse. This is the default mode for a OTSD event in the SPI device.

When the DRV8340-Q1 device hits thermal shutdown, the OTSD and FAULT bits are latched in the SPI register. Clearing the fault through the CLR\_FLT bit or an nSLEEP reset pulse will clear the OSTD and FAULT bits. When the DRV8340-Q1 device hits thermal shutdown, the device will disable the charge pump without triggering CPUV. The charge pump will be enabled again when the OTSD and FAULT bits are cleared through the CLR\_FLT bit or an nSleep reset Pulse.

JAJSHI4 – MAY 2019 www.tij.co.jp

## 8.3.4.6.2 Automatic Recovery (OTSD\_MODE = 1b)

In automatic recovery mode, after a OTSD event, normal operation starts again (motor driver operation and the nFAULT line released) when the junction temperature falls to less than the overtemperature threshold limit minus the hysteresis ( $T_{OTSD} - T_{HYS}$ ). The OTSD bit stays latched high indicating that a thermal event occurred until a clear faults command is issued either through the CLR\_FLT bit or an nSLEEP reset pulse. This is the default mode for a OTSD event in the H/W device.

## 8.3.4.7 Open Load Detection (OLD)

If the load is disconnected from the device, an open load is detected and the nFAULT pin is latched low. In the DRV8340-Q1 device, The FAULT, OL\_SHT, and the corresponding open load (OL\_PH\_x) bits in the SPI register are latched high. When the open-load condition is removed, and the MCU clears the fault through either the CLR\_FLT bit or an ENABLE-pin reset pulse (t<sub>RST</sub>), the device is ready to drive the motor based on the input commands.

## 8.3.4.7.1 Open Load Detection in Passive Mode (OLP)

In open load detection in passive mode, open load diagnosis is performed without the motor in motion. If the motor is disconnected from the device an open load is detected and the nFAULT pin will latch low until a clear faults command is issued by the MCU either through the CLR\_FLT bit or an ENABLE reset pulse. The fault also clears when the device is power cycled or comes out of sleep mode. OLP is designed for applications having capacitance less than the values listed in 表 11 between motor phase pins to ground.

•		•		
Ca	pacitance (nF)	OLP_SHTS_DLY (ms)		
	5	0.25		
	26	1.25		
	110	5		
	270	11.5		

表 11. Open Load Passive Diagnostic Run-Time

When the open load test is running, all external MOSFETs are disabled. For the H/W device option, at power-up or after going from sleep mode, the offline short-to-supply (SHT\_BAT) and short-to-ground (SHT\_GND) diagnostics run first followed by the OLP diagnostic if the nDIAG pin is left as no connect or tied to GND. If the nDIAG pin is tied to DVDD (or an external 3.3 V) the open load test is not performed. If a short condition is detected, the OLP diagnostic is not run (see Offline Shorts Diagnostics). If a short condition and open load occurs on a given phase at device power-up, for example, only the short condition is reported on the nFAULT pin and through the SPI fault register. In the SPI device option the OLP test is performed when commanded through SPI. If both short and OLP diagnostics are enabled simultaneously and a short condition is detection, only the short condition is reported on the nFAULT pin and through the SPI fault register.

The sequence to perform open load diagnostics in passive mode is as follows:

- 1. Device powered up (ENABLE = 1).
- 2. Mode is selected by SPI.
- 3. Hi-Z all three half-bridges by turning-off all the external MOSFETs.
- 4. Write a 1 to the EN\_OLP bit in the SPI register and OLP is performed.
  - If an open load is detected, the nFAULT pin is driven low, and the FAULT bit, the OLD bit, and the respective OL\_PH\_x bit are latched high. When the open load condition is removed, a clear faults command must be issued by the MCU either through the CLR\_FLT bit or an ENABLE reset pulse which resets the OL\_PH\_x register bit and causes the nFAULT pin to go high.
  - If open load is not detected, the EN\_OLP bits return to default setting (0b) after t<sub>OL</sub> expires.

The EN\_OLP register keeps the written command until the diagnostic is complete. The half bridges must stay in Hi-Z state for the entire duration of the test. While open load diagnostic is running, if an input change occurs or the EN\_OLP bit is set low, the open load test is aborted to start normal operation again, and no fault is reported. OLP should not be performed if the motor is energized.

The open load detection checks for a high impedance connection on the motor phase pins (SHx or DLx). The diagnostic has two major steps as listed in the *OLP Steps* section. The sequencing of the pullup and pulldown current varies depending on the load connections. 

28 a simplified H-bridge configuration as an example for open load detection.




図 28. Circuit for Open Load Detection in Passive Mode

#### 8.3.4.7.1.1 OLP Steps

The OLP algorithm list is as follows:

- The pullup current source is enabled. If a load is connected, current passes through the pullup resistor and the OLx\_PU comparator output stays low. If an open load condition occurs, the current through the pullup resistor goes 0 and the OLx\_PU comparator trips high.
- The pulldown current source is enabled. In the same way, the OLx\_PD comparator output either stays low to indicate load-connected, or trips high to indicate an open load condition.
- If both the OLx\_PU and OLx\_PD comparators report an open load, the OL\_PH\_x bit in the SPI register latches high, and the nFAULT line goes low, to indicate an OL fault.

When the OL condition is removed, a clear faults command must be issued by the micro-controller either through the CLR\_FLT bit or an ENABLE reset pulse which resets open load register bits. The charge pump stays active during this fault condition. The load connections shown in 29 are not supported OLP.

JAJSHI4 – MAY 2019 www.tij.co.jp






図 29. Load Configurations Not Supported

#### 8.3.4.7.2 Open Load Detection in Active Mode (OLA)

An open load in active mode is disabled by default in the SPI device and can be enabled independently per half-bridge by writing a 1 to the EN\_OLA\_x bit. In the H/W device, OLA runs if the nDIAG pin is left as unconnected or tied to GND. OLA is detected when the motor gets disconnected from the driver when it is commutating.  $\boxtimes$  30 shows a simplified H-bridge configuration for OLA implementation during high-side current recirculation. When the voltage drop across the body diode of the MOSFET does not exhibit overshoot greater than the VOLA over VM between the time the low-side FET is switched off and the high side FET is switched on during an output PWM cycle. An open load is not detected if the energy stored in the inductor is high enough to cause an overshoot greater than the V<sub>OLA</sub> over VM caused by the fly-back current flowing through the body diode of the high-side FET.




図 30. Circuit for Open Load Detection in Active Mode

注

Depending on the operating conditions and on external circuitry, such as the output capacitors, an open load could be reported even though the load is present. This case might occur during a direction change or for small load currents respectively small PWM duty cycles. Therefore, TI recommends evaluating the open load diagnosis only in known suitable operating conditions and to ignore it otherwise.



The device has a failure counter to avoid inadvertent triggering of the open load active diagnosis. Three consecutive occurrences of the internal open load signal must occur, essentially three consecutive PWM pulses without freewheeling detected, before an open load is reported through the nFAULT pin and in the respective SPI register.

In the SPI device, depending on the load configuration and the PWM sequence, OLA on one phase can latch all three OL\_PH\_x bits high. In that case, the OLP diagnostic can be initiated to determine which phase has the open load condition. The load connections shown in 2 29 are not supported by OLA.

For OLA to function correctly, place capacitors between the motor phase node and GND. This capacitor is required for BLDC, bi-directional BDC and unidirectional BDC motors at the phase node. If a solenoid load is connected, as shown in  $\boxtimes$  15, the capacitor is not required. Size the capacitors according  $\vec{\pm}$  3. Make sure that the capacitor ( $C_{phase}$ ) is placed on the PCB.

$$C_{phase} \geq \frac{V_{TH} \times C_{rss}}{V_{OLA(min)}} - C_{oss}$$

where

• V<sub>TH</sub> is the threshold voltage of the MOSFET.

The values of  $C_{rss}$  and  $C_{oss}$  of the MOSFETs should be used for 0-V  $V_{DS}$ . Derating of  $C_{phase}$  must be considered when selecting the capacitance.

#### 8.3.4.8 Offline Shorts Diagnostics

The device detects short-to-battery and short-to-ground conditions when the motor is not commutating. These offline diagnostics can be activated in the SPI device by setting the EN\_SHT\_TST bit high. Both the short-to-battery and short-to-ground diagnostics run when the EN\_SHT\_TST bit is set high. In the H/W device, these diagnostics run at power-up or when going from the sleep mode if the nDIAG pin is left unconnected or tied to GND. To disable the diagnostics in the H/W device, connect the nDIAG pin to the DVDD supply (or an external 3.3 V or 5 V rail). The short-to-supply diagnostic runs first (see Offline Short-to-Supply Diagnostic (SHT\_BAT)) followed by the short-to-ground diagnostic (see Offline Short-to-Ground Diagnostic (SHT\_GND)). In the SPI device, the duration for this diagnostics is selected through the OLP\_SHTS\_DLY register. In the H/W device, the duration is fixed to 2 ms.

#### 8.3.4.8.1 Offline Short-to-Supply Diagnostic (SHT\_BAT)

When the EN\_SHT\_TST bit is set high, all the pulldown current sources on the DLx pins are enabled. The voltage across each pulldown source is individually measured and compared to an internal threshold ( $V_{TH}$ ). If the voltage across any of the current sources exceeds  $V_{TH}$ , the DRV8340-Q1 device flags that as a fault condition. The nFAULT pin is driven low, and in the SPI device the FAULT, OL\_SHT, and the corresponding SHT\_BAT\_x bit is set. 23 31 shows the internal circuit for the short to battery detection.






図 31. Offline Short-to-Supply Detection Circuit

In the SPI device, depending on the load configuration, SHT\_BAT on one phase can latch all three SHT\_BAT\_x bits high. To determine which phase has a short-to-supply fault condition, the external MOSFETs can be enabled and the appropriate VDS\_Lx fault bit is latched indicating the faulty phase node. SHT\_BAT is not supported for load configurations shown in 29.

#### 8.3.4.8.2 Offline Short-to-Ground Diagnostic (SHT\_GND)

When the EN\_SHT\_TST bit is set high, all the pullup current sources on the SHx pins are enabled. The voltage across each pullup source is individually measured and compared to an internal threshold ( $V_{TH}$ ). If the voltage across any of the current sources exceeds  $V_{TH}$ , the DRV8340-Q1 device flags that as a fault condition. The nFAULT pin is driven low, and in the SPI device the FAULT, OL\_SHT, and the corresponding SHT\_GND\_x bit is set.  $\boxtimes$  32 shows the internal circuit for the short-to-ground detection.




図 32. Offline Short-to-Ground Detection Circuit

In the SPI device, depending on the load configuration, SHT\_GND on one phase can latch all three SHT\_GND\_x bits high. To determine which phase has a short-to-ground fault condition, the external MOSFETs can be enabled and the appropriate VDS\_Hx fault bit is latched indicating the faulty phase node. SHT\_GND is not supported for load configurations shown in  $\boxtimes$  29.

#### 8.3.4.9 Reverse Supply Protection

The circuit in 🗵 33 can be implemented to help protect the system from reverse supply conditions. This circuit requires the following additional components:

- N-channel MOSFET
- NPN BJT
- Diode
- 10-kΩ and 43-kΩ resistors

The VCP voltage with respect to VM supplies the gate-source voltage of N-channel MOSFET, and the voltage  $V_{\text{VCP}}$  depends on VM voltage. The characteristics of N-Channel MOSFET (e.g. gate threshold voltage) and the VM voltage range of the system need to be reviewed by the system integrator.

JAJSHI4 – MAY 2019 www.tij.co.jp






図 33. Reverse Supply Protection

#### 8.4 Device Functional Modes

#### 8.4.1 Gate Driver Functional Modes

#### 8.4.1.1 Sleep Mode

The ENABLE pin manages the state of the DRV8340-Q1 device. When the ENABLE pin is low, the device goes to a low-power sleep mode. In sleep mode, all gate drivers are disabled, all external MOSFETs are disabled, the charge pump is disabled, the DVDD regulator is disabled, and the SPI bus is disabled. The  $t_{SLEEP}$  time must elapse after a falling edge on the ENABLE pin before the device goes to sleep mode. The device comes out of sleep mode automatically if the ENABLE pin is pulled high. The  $t_{WAKE}$  time must elapse before the device is ready for inputs.

In sleep mode and when  $V_{VM}$  <  $V_{UVLO}$ , all external MOSFETs are disabled. The high-side gate pins, GHx, are pulled to the SHx pin by an internal resistor and the low-side gate pins, GLx, are pulled to the PGND pin by an internal resistor.

#### 8.4.1.2 Operating Mode

When the ENABLE pin is high and the  $V_{VM}$  voltage is greater than the  $V_{UVLO}$  voltage, the device goes to operating mode. The  $t_{WAKE}$  time must elapse before the device is ready for inputs. In this mode the charge pump, low-side gate regulator, DVDD regulator, and SPI bus are active.

#### 8.4.1.3 Fault Reset (CLR FLT or ENABLE Reset Pulse)

In the case of device latched faults, the DRV8340-Q1 device goes to a partial shutdown state to help protect the external power MOSFETs and system.

When the fault condition clears, the device can go to the operating state again by either setting the CLR\_FLT SPI bit on SPI devices or issuing a result pulse to the ENABLE pin on either interface variant. The ENABLE reset pulse ( $t_{RST}$ ) consists of a high-to-low-to-high transition on the ENABLE pin. The low period of the sequence should fall with the  $t_{RST}$  time window or else the device will start the complete shutdown sequence. The reset pulse has no effect on any of the regulators, device settings, or other functional blocks

#### 8.5 Programming

This section applies only to the DRV8340-Q1 SPI devices.

#### 8.5.1 SPI Communication

#### 8.5.1.1 SPI

On DRV8340-Q1 SPI devices, an SPI bus is used to set device configurations, operating parameters, and read out diagnostic information. The SPI operates in slave mode and connects to a master controller. The SPI input data (SDI) word consists of a 16-bit word, with an 8-bit command and 8 bits of data. The SPI output data (SDO) word consists of 8-bit register data. The first 8 bits are don't care bits.

A valid frame must meet the following conditions:

- The SCLK pin should be low when the nSCS pin transitions from high to low and from low to high.
- The nSCS pin should be pulled high for at least 400 ns between words.
- When the nSCS pin is pulled high, any signals at the SCLK and SDI pins are ignored and the SDO pin is placed in the Hi-Z state.
- Data is captured on the falling edge of the SCLK pin and data is propagated on the rising edge of the SCLK pin.
- The most significant bit (MSB) is shifted in and out first.
- A full 16 SCLK cycles must occur for transaction to be valid.
- If the data word sent to the SDI pin is less than or more than 16 bits, a frame error occurs and the data word is ignored.
- For a write command, the existing data in the register being written to is shifted out on the SDO pin following the 8-bit command data.



#### **Programming (continued)**

#### 8.5.1.1.1 SPI Format

The SDI input data word is 16 bits long and consists of the following format:

- 1 read or write bit, W (bit B15)
- 7 address bits, A (bits B14 through B8)
- 8 data bits, D (bits B7 through B0)

The SDO output data word is 16 bits long and the first 5 bits are don't care bits. The data word is the content of the register being accessed.

For a write command (W0 = 0), the response word on the SDO pin is the data currently in the register being written to.

For a read command (W0 = 1), the response word is the data currently in the register being read.

#### 表 12. SDI Input Data Word Format

R/W		ADDRESS						DATA							
B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	В0
WO	0	0	A4	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0

## 表 13. SDO Output Data Word Format

R/W		DON'T CARE DATA													
B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	В3	B2	B1	B0
WO	Х	Х	Х	Х	Х	Х	Х	D7	D6	D5	D4	D3	D2	D1	D0




図 34. SPI Slave Timing Diagram

#### 8.6 Register Maps

This section applies only to the DRV8340-Q1 SPI devices.

注

Do not modify reserved registers or addresses not listed in the register map (). Writing to these registers may have unintended effects. For all reserved bits, the default value is 0. To help prevent erroneous SPI writes from the master controller, set the LOCK bits to lock the SPI registers.

表 14. DRV8340-Q1 Register Map

Register Name	7	6	5	4	3	2	1	0	Access Type	Addres s
FAULT Status	FAULT	GDF	CPUV	UVLO	OCP	OTW	OTSD	OL_SHT	R	0x00
DIAG Status A	RSVD	SHT_GND _A	SHT_BAT_ A	OL_PH_A	VGS_LA	VGS_HA	VDS_LA	VDS_HA	R	0x01
DIAG Status B	RSVD	SHT_GND _B	SHT_BAT_ B	OL_PH_B	VGS_LB	VGS_HB	VDS_LB	VDS_HB	R	0x02
DIAG Status C	RSVD	SHT_GND _C	SHT_BAT_ C	OL_PH_C	VGS_LC	VGS_HC	VDS_LC	VDS_HC	R	0x03
IC1 Control	CLR_FLT		PWM_MODE		1PWM_CO M	1PWM_DI R	1PWM_	BRAKE	RW	0x04
IC2 Control	OTSD_MO DE	OLP_SH	ITS_DLY	EN_SHT_ TST	EN_OLP	EN_OLA_ C	EN_OLA_ EN_OLA_ B A		RW	0x05
IC3 Control		IDRIV	EP_LA			IDRIVE	P_HA		RW	0x06
IC4 Control		IDRIV	EP_LB			IDRIVE	P_HB		RW	0x07
IC5 Control		IDRIVI	EP_LC			IDRIVE		RW	80x0	
IC6 Control		VDS_L	VL_LA			RW	0x09			
IC7 Control		VDS_L	VL_LB				RW	0x0A		
IC8 Control		VDS_L	VL_LC			VDS_L	VL_HC		RW	0x0B
IC9 Control	COAST	TRE	TRY	DEAD	_TIME	TDRIVE_M AX	TDF	RIVE	RW	0x0C
IC10 Control		LOCK		DIS_CPUV	DIS_GDF		OCP_DEG		RW	0x0D
IC11 Control	RSVD OTW_REP CBC DIS_VDS			DIS_VDS_ C	DIS_VDS_ B	DIS_VDS_ A	OCP_	MODE	RW	0x0E
IC12 Control	RSVD	RSVD RSVD RSVD			RSVD RSVD			VD	RW	0x0F
IC13 Control	RSVD	RSVD RSVD			RS	VD	RS	VD	RW	0x10
IC14 Control	RS	RSVD RSVD RS			RSVD	RSVD	RSVD	RSVD	RW	0x11

Complex bit access types are encoded to fit into small table cells. 表 15 shows the codes that are used for access types in this section.

表 15. Status Registers Access Type Codes

Access Type	Code	Description				
Read Type						
R R		Read				
Reset or Defaul	Value					
-n		Value after reset or the default value				

#### 8.6.1 Status Registers

表 16 lists the memory-mapped registers for the status registers. All register offset addresses not listed in 表 16 should be considered as reserved locations and the register contents should not be modified.

The status registers are used to reporting warning and fault conditions. Status registers are read-only registers.



#### 表 16. Status Registers Summary Table

Address	Register Name	Section
0x00	FAULT Status	Go
0x01	DIAG Status A	Go
0x02	DIAG Status B	Go
0x03	DIAG Status C	Go

# 8.6.1.1 FAULT Status Register (Address = 0x00) [reset = 0x00]

FAULT Status is shown in 図 35 and described in 表 17.

# 図 35. FAULT Status Register

7	6	5	4	3	2	1	0
FAULT	GDF	CPUV	UVLO	OCP	OTW	OTSD	OL_SHT
R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b

# 表 17. FAULT Status Register Field Descriptions

Bit	Field	Туре	Default	Description
7	FAULT	R	0b	Logic OR of FAULT status registers
6	GDF	R	0b	Indicates gate drive fault condition
5	CPUV	R	0b	Indicates charge pump undervoltage fault condition
4	UVLO	R	0b	Indicates undervoltage lockout fault condition
3	OCP	R	0b	Indicated overcurrent fault condition either by VDS
2	OTW	R	0b	Indicates overtemperature warning
1	OTSD	R	0b	Indicates overtemperature shutdown
0	OL_SHT	R	0b	Indicates open load detection, or offline short-to-supply or GND detection

# 8.6.1.2 DIAG Status A Register (Address = 0x01) [reset = 0x00]

DIAG Status A is shown in 図 36 and described in 表 18.

#### 図 36. DIAG Status A Register

7	6	5	4	3	2	1	0
RSVD	SHT_GND_A	SHT_BAT_A	OL_PH_A	VGS_LA	VGS_HA	VDS_LA	VDS_HA
R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b

#### 表 18. DIAG Status A Register Field Descriptions

Bit	Field	Туре	Default	Description
7	RSVD	R	0b	Reserved.
6	SHT_GND_A	R	0b	Indicates offline short-to-ground fault in Phase A
5	SHT_BAT_A	R	0b	Indicates offline short to battery fault in Phase A
4	OL_PH_A	R	0b	Indicates open load fault in Phase A
3	VGS_LA	R	0b	Indicates gate drive fault on the A low-side MOSFET
2	VGS_HA	R	0b	Indicates gate drive fault on the A high-side MOSFET
1	VDS_LA	R	0b	Indicates VDS overcurrent fault on the A low-side MOSFET
0	VDS_HA	R	0b	Indicates VDS overcurrent fault on the A high-side MOSFET

# 8.6.1.3 DIAG Status B Register (Address = 0x02) [reset = 0x00]

DIAG Status B is shown in 図 37 and described in 表 19.

# 図 37. DIAG Status B Register

7	6	5	4	3	2	1	0
RSVD	SHT_GND_B	SHT_BAT_B	OL_PH_B	VGS_LB	VGS_HB	VDS_LB	VDS_HB
R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b

# 表 19. DIAG Status B Register Field Descriptions

Bit	Field	Туре	Default	Description
7	RSVD	R	0b	Reserved
6	SHT_GND_B	R	0b	Indicates offline short-to-ground fault in Phase B
5	SHT_BAT_B	R	0b	Indicates offline short to battery fault in Phase B
4	OL_PH_B	R	0b	Indicates open load fault in Phase B
3	VGS_LB	R	0b	Indicates gate drive fault on the B low-side MOSFET
2	VGS_HB	R	0b	Indicates gate drive fault on the B high-side MOSFET
1	VDS_LB	R	0b	Indicates VDS overcurrent fault on the B low-side MOSFET
0	VDS_HB	R	0b	Indicates VDS overcurrent fault on the B high-side MOSFET

# 8.6.1.4 DIAG Status C Register (address = 0x03) [reset = 0x00]

DIAG Status C iss shown in 図 38 and described in 表 20.

# 図 38. DIAG Status C Register

7	6	5	4	3	2	1	0
RSVD	SHT_GND_C	SHT_BAT_C	OL_PH_C	VGS_LC	VGS_HC	VDS_LC	VDS_HC
R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-0b

# 表 20. DIAG Status C Register Field Descriptions

Bit	Field	Туре	Default	Description
7	RSVD	R	0b	Reserved
6	SHT_GND_C	R	0b	Indicates offline short-to-ground fault in Phase C
5	SHT_BAT_C	R	0b	Indicates offline short to battery fault in Phase C
4	OL_PH_C	R	0b	Indicates open load fault in Phase C
3	VGS_LC	R	0b	Indicates gate drive fault on the C low-side MOSFET
2	VGS_HC	R	0b	Indicates gate drive fault on the C high-side MOSFET
1	VDS_LC	R	0b	Indicates VDS overcurrent fault on the C low-side MOSFET
0	VDS_HC	R	0b	Indicates VDS overcurrent fault on the C high-side MOSFET



#### 8.6.2 Control Registers

表 21 lists the memory-mapped registers for the control registers. All register offset addresses not listed in 表 21 should be considered as reserved locations and the register contents should not be modified.

The IC control registers are used to configure the device. Control registers are read and write capable.

#### 表 21. Control Registers Summary Table

Address	Register Name	Section
0x04	IC1 Control	Go
0x05	IC2 Control	Go
0x06	IC3 Control	Go
0x07	IC4 Control	Go
0x08	IC5 Control	Go
0x09	IC6 Control	Go
0x0A	IC7 Control	Go
0x0B	IC8 Control	Go
0x0C	IC9 Control	Go
0x0D	IC10 Control	Go
0x0E	IC11 Control	Go
0x0F	IC12 Control	Go
0x10	IC13 Control	Go
0x11	IC14 Control	Go

#### 8.6.2.1 IC1 Control Register (Address = 0x04) [reset = 0x00]

IC1 Control is shown in 図 39 and described in 表 22.

#### 図 39. IC1 Control Register

7	6	5	4	3	2	1 0	
CLR_FLT		PWM_MODE		1PWM_COM	1PWM_DIR	1PWM_BRAKE	
R/W-0b		R/W-000b		R/W-0b	R/W-0b	R/W-00b	

# 表 22. IC1 Control Field Descriptions

Bit	Field	Туре	Default	Description
7	CLR_FLT	R/W	0b	Write a 1 to this bit to clear all latched fault bits. This bit automatically resets after being written
6-4	PWN_MODE	R/W	000b	000b = 6x PWM mode
				001b = 3x PWM mode
				010b = 1x PWM mode
				011b = Independent half-bridge (for all phases)
				100b = Phases A and B are independent half-bridges, Phase C is independent FET
				101b = Phases B and C are independent half-bridges, Phase A is independent FET
				110b = Phase A is independent half-bridge, Phases B and C are independent FET
				111b =Independent FET (for all phases)
3	1PWM_COM	R/W	0b	0b = 1x PWM mode uses synchronous rectification
				1b = 1x PWM mode uses asynchronous rectification (diode freewheeling)
2	1PWM_DIR	R/W	0b	In 1x PWM mode this bit is OR'ed with the INHC (DIR) input

**ISTRUMENTS** 



# 表 22. IC1 Control Field Descriptions (continued)

Bit	Field	Туре	Default	Description
1-0	1PWM_BRAKE	R/W	00b	00b = Outputs follow commanded inputs
				01b = Turn on all three low-side MOSFETs
				10b = Turn on all three high-side MOSFETs
				11b = Turn off all six MOSFETs (coast)

# 8.6.2.2 IC2 Control Register (address = 0x05) [reset = 0x40]

IC2 Control is shown in 図 40 and described in 表 23.

# 図 40. IC2 Control Register

7	6	5	4	3	2	1	0
OTSD_MODE	OLP_SH	TS_DLY	EN_SHT_TST	EN_OLP	EN_OLA_C	EN_OLA_B	EN_OLA_A
R/W-0b	R/W-	-10b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

# 表 23. IC2 Control Field Descriptions

Bit	Field	Туре	Default	Description
7	OTSD_MODE	R/W	0b	0b = Overtemperature condition will cause a latched fault
				1b = Overtemperature condition will cause an automatic recovery when the fault condition is removed
6-5	OLP_SHTS_DLY	R/W	10b	00b = OLP delay is 0.25 ms and Shorts test delay is 0.1 ms
				01b = OLP delay is 1.25 ms and Shorts test delay is 0.5 ms
				10b = OLP delay is 5 ms and Shorts test delay is 2 ms
				11b = OLP delay is 11.5 ms and Shorts test delay is 4.4 ms
4	EN_SHT_TST	R/W	0b	Write a 1 to enable offline short to battery and ground diagnoses
3	EN_OLP	R/W	0b	Write a 1 to enable open load diagnostic in standby mode. When open load test is complete EN_OLP returns to the default setting
2	EN_OLA_C	R/W	0b	Write a 1 to enable open load active diagnostic on Phase C
1	EN_OLA_B	R/W	0b	Write a 1 to enable open load active diagnostic on Phase B
0	EN_OLA_A	R/W	0b	Write a 1 to enable open load active diagnostic on Phase A


JAJSHI4 – MAY 2019 www.tij.co.jp



# 8.6.2.3 IC3 Control Register (Address = 0x06) [reset = 0xFF]

IC3 Control is shown in 図 41 and described in 表 24.

# 図 41. IC3 Control Register




# 表 24. IC3 Control Field Descriptions

Bit	Field	Туре	Default	Description
7-4	IDRIVEP_LA	R/W	1111b	0000b = 1.5 mA
				0001b = 3.5 mA
				0010b = 5 mA
				0011b = 10 mA
				0100b = 15 mA
				0101b = 50 mA
				0110b = 60 mA
				0111b = 65 mA
				1000b = 200 mA
				1001b = 210 mA
				1010b = 260 mA
				1011b = 265 mA
				1100b = 735 mA
				1101b = 800 mA
				1110b = 935 mA
				1111b = 1000 mA
3-0	IDRIVEP_HA	R/W	1111b	0000b = 1.5 mA
				0001b = 3.5 mA
				0010b = 5 mA
				0011b = 10 mA
				0100b = 15 mA
				0101b = 50 mA
				0110b = 60 mA
				0111b = 65 mA
				1000b = 200 mA
				1001b = 210 mA
				1010b = 260 mA
				1011b = 265 mA
				1100b = 735 mA
				1101b = 800 mA
				1110b = 935 mA
				1111b = 1000 mA

# 8.6.2.4 IC4 Control Register (Address = 0x07) [reset = 0xFF]

IC4 Control is shown in 図 42 and described in 表 25.

# 図 42. IC4 Control Register



# 表 25. IC4 Control Field Descriptions

Bit	Field	Туре	Default	Description
7-4	IDRIVEP_LB	R/W	1111b	0000b = 1.5 mA
				0001b = 3.5 mA
				0010b = 5 mA
				0011b = 10 mA
				0100b = 15 mA
				0101b = 50 mA
				0110b = 60 mA
				0111b = 65 mA
				1000b = 200 mA
				1001b = 210 mA
				1010b = 260 mA
				1011b = 265 mA
				1100b = 735 mA
				1101b = 800 mA
				1110b = 935 mA
				1111b = 1000 mA
3-0	IDRIVEP_HB	R/W	1111b	0000b = 1.5 mA
				0001b = 3.5 mA
				0010b = 5 mA
				0011b = 10 mA
				0100b = 15 mA
				0101b = 50 mA
				0110b = 60 mA
				0111b = 65 mA
				1000b = 200 mA
				1001b = 210 mA
				1010b = 260 mA
				1011b = 265 mA
				1100b = 735 mA
				1101b = 800 mA
				1110b = 935 mA
				1111b = 1000 mA


JAJSHI4 – MAY 2019 www.tij.co.jp



# 8.6.2.5 IC5 Control Register (Address = 0x08) [reset = 0xFF]

IC5 Control is shown in 図 43 and described in 表 26.

# 図 43. IC5 Control Register




# 表 26. IC5 Control Field Descriptions

Bit	Field	Туре	Default	Description
7-4	IDRIVEP_LC	R/W	1111b	0000b = 1.5 mA
				0001b = 3.5 mA
				0010b = 5 mA
				0011b = 10 mA
				0100b = 15 mA
				0101b = 50 mA
				0110b = 60 mA
				0111b = 65 mA
				1000b = 200 mA
				1001b = 210 mA
				1010b = 260 mA
				1011b = 265 mA
				1100b = 735 mA
				1101b = 800 mA
				1110b = 935 mA
				1111b = 1000 mA
3-0	IDRIVEP_HC	R/W	1111b	0000b = 1.5 mA
				0001b = 3.5 mA
				0010b = 5  mA
				0011b = 10  mA
				0100b = 15 mA
				0101b = 50  mA
				0110b = 60  mA
				0111b = 65 mA
				1000b = 200 mA
				1001b = 210 mA
				1010b = 260 mA
				1011b = 265 mA
				1100b = 735 mA
				1101b = 800 mA
				1110b = 935 mA
				1111b = 1000 mA

# 8.6.2.6 IC6 Control Register (Address = 0x09) [reset = 0x99]

IC6 Control is shown in 図 44 and described in 表 27.

# 図 44. IC6 Control Register



# 表 27. IC6 Control Field Descriptions

Bit	Field	Туре	Default	Description
7-4	VDS_LVL_LA	R/W	1001b	0000b = 0.06 V
				0001b = 0.13 V
				0010b = 0.2 V
				0011b = 0.26 V
				0100b = 0.31 V
				0101b = 0.45 V
				0110b = 0.53 V
				0111b = 0.6 V
				1000b = 0.68 V
				1001b = 0.75 V
				1010b = 0.94 V
				1011b = 1.13 V
				1100b = 1.3 V
				1101b = 1.5 V
				1110b = 1.7 V
				1111b = 1.88 V
3-0	VDS_LVL_HA	R/W	1001b	0000b = 0.06 V
				0001b = 0.13 V
				0010b = 0.2 V
				0011b = 0.26 V
				0100b = 0.31 V
				0101b = 0.45 V
				0110b = 0.53 V
				0111b = 0.6 V
				1000b = 0.68 V
				1001b = 0.75 V
				1010b = 0.94 V
				1011b = 1.13 V
				1100b = 1.3 V
				1101b = 1.5 V
				1110b = 1.7 V
				1111b = 1.88 V


JAJSHI4 – MAY 2019 www.tij.co.jp



# 8.6.2.7 IC7 Control Register (Address = 0x0A) [reset = 0x99]

IC7 Control is shown in 図 45 and described in 表 28.

# 図 45. IC7 Control Register




# 表 28. IC7 Control Field Descriptions

Bit	Field	Туре	Default	Description
7-4	VDS_LVL_LB	R/W	1001b	0000b = 0.06 V
				0001b = 0.13 V
				0010b = 0.2 V
				0011b = 0.26 V
				0100b = 0.31 V
				0101b = 0.45 V
				0110b = 0.53 V
				0111b = 0.6 V
				1000b = 0.68 V
				1001b = 0.75 V
				1010b = 0.94 V
				1011b = 1.13 V
				1100b = 1.3 V
				1101b = 1.5 V
				1110b = 1.7 V
				1111b = 1.88 V
3-0	VDS_LVL_HB	R/W	1001b	0000b = 0.06 V
				0001b = 0.13 V
				0010b = 0.2 V
				0011b = 0.26 V
				0100b = 0.31 V
				0101b = 0.45 V
				0110b = 0.53 V
				0111b = 0.6 V
				1000b = 0.68 V
				1001b = 0.75 V
				1010b = 0.94 V
				1011b = 1.13 V
				1100b = 1.3 V
				1101b = 1.5 V
				1110b = 1.7 V
				1111b = 1.88 V

# 8.6.2.8 IC8 Control Register (Address = 0x0B) [reset = 0x99]

IC8 control is shown in 図 46 and described in 表 29.

# 図 46. IC8 Control Register



# 表 29. IC8 Control Field Descriptions

Bit	Field	Туре	Default	Description
7-4	VDS_LVL_LC	R/W	1001b	0000b = 0.06 V
				0001b = 0.13 V
				0010b = 0.2 V
				0011b = 0.26 V
				0100b = 0.31 V
				0101b = 0.45 V
				0110b = 0.53 V
				0111b = 0.6 V
				1000b = 0.68 V
				1001b = 0.75 V
				1010b = 0.94 V
				1011b = 1.13 V
				1100b = 1.3 V
				1101b = 1.5 V
				1110b = 1.7 V
				1111b = 1.88 V
3-0	VDS_LVL_HC	R/W	1001b	0000b = 0.06 V
				0001b = 0.13 V
				0010b = 0.2 V
				0011b = 0.26 V
				0100b = 0.31 V
				0101b = 0.45 V
				0110b = 0.53 V
				0111b = 0.6 V
				1000b = 0.68 V
				1001b = 0.75 V
				1010b = 0.94 V
				1011b = 1.13 V
				1100b = 1.3 V
				1101b = 1.5 V
				1110b = 1.7 V
				1111b = 1.88 V



# 8.6.2.9 IC9 Control Register (Address = 0x0C) [reset = 0x2F]

IC9 Control is shown in 図 47 and described in 表 30.

# 図 47. IC9 Control Register

7	6	5	4	3	2	1	0	
COAST	TRE	TRY	DEAD	DEAD_TIME		TDR	TDRIVE	
R/W-0b	R/W	′-01b	R/W	/-01b	R/W-1b	R/W	-11b	

# 表 30. IC9 Control Field Descriptions

Bit	Field	Туре	Default	Description		
7	COAST	R/W	0b	Write a 1 to this bit to put all the MOSFETs in the Hi-Z state		
6-5	TRETRY	R/W	01b	00b = 2 ms		
				01b = 4 ms		
				10b = 6 ms		
				11b = 8 ms		
4-3	DEAD_TIME	R/W	01b	00b = 500 ns		
				01b = 1000 ns		
				10b = 2000 ns		
				11b = 4000 ns		
2	TDRIVE_MAX	R/W	1b	Write a 0 to this bit to disable the maximum $t_{DRIVE}$ time of 20 $\mu$ s. This bit is automatically enabled when IDRIVE = 0000b, 0001b, 0010b, or 0011b is selected		
1-0	TDRIVE	R/W	11b	00b = 500 ns peak gate-current drive time		
				01b = 1000 ns peak gate-current drive time		
				10b = 2000 ns peak gate-current drive time		
				11b = 3000 ns peak gate-current drive time		

# 8.6.2.10 IC10 Control Register (Address = 0x0D) [reset = 0x61]

IC10 Control is shown in 図 48 and described in 表 31.

# 図 48. IC10 Control Register

7	6	5	4	3	2	2 1	
	LOCK		DIS_CPUV	DIS_GDF		OCP_DEG	
	R/W-011b		R/W-0b	R/W-0b		R/W-001b	

# 表 31. IC10 Control Field Descriptions

Bit	Field	Туре	Default	Description	
7-5	LOCK	R/W	011b	Write 110b to lock the settings by ignoring further register w except to these bits and address 0x04h bit 7 (CLR_FLT). We any sequence other than 110b has no effect when unlocked.	
				Write 011b to this register to unlock all registers. Writing any sequence other than 011b has no effect when locked.	
4	DIS_CPUV	R/W	0b	0b = Charge-pump undervoltage lockout fault is enabled 1b = Charge-pump undervoltage lockout fault is disabled	
3	DIS_GDF	R/W	0b	0b = Gate drive fault is enabled	
				1b = Gate drive fault is disabled	

#### 表 31. IC10 Control Field Descriptions (continued)

Bit	Field	Туре	Default	Description
2-0	OCP_DEG	R/W	001b	000b = 2.5 μs
				001b = 4.75 μs
				010b = 6.75 μs
				011b = 8.75 μs
				100b = 10.25 μs
				101b = 11.5 μs
				$110b = 16.5 \mu s$
				111b = 20.5 μs

# 8.6.2.11 IC11 Control Register (Address = 0x0E) [reset = 0x00]

IC11 Control is shown in 図 49 and described in 表 32.

# 図 49. IC11 Control Register

7	6	5	4	3	2	1 0
RSVD	OTW_REP	CBC	DIS_VDS_C	DIS_VDS_B	DIS_VDS_A	OCP_MODE
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-00b

#### 表 32. IC11 Control Field Descriptions

Bit	Field	Туре	Default	Description
7	RSVD	R/W	0b	Reserved
6	OTW_REP	R/W	0b	0b = Overtemperature warning is not reported on nFAULT 1b = Overtemperature warning is reported on nFAULT
5	CBC	R/W	0b	In retry OCP_MODE, for both VDS_OCP, the fault is automatically cleared when a PWM input is given
4	DIS_VDS_C	R/W	0b	Write a 1 to this bit to disable VDS_OCP for MOSFETs in Phase C
3	DIS_VDS_B	R/W	0b	Write a 1 to this bit to disable VDS_OCP for MOSFETs in Phase B
2	DIS_VDS_A	R/W	0b	Write a 1 to this bit to disable VDS_OCP for MOSFETs in Phase A
1-0	OCP_MODE	R/W	00b	00b = Overcurrent causes a latched fault
				01b = Overcurrent causes an automatic retrying fault
				10b = Overcurrent is report only but no action is taken
				11b = Overcurrent is not reported and no action is taken

#### 8.6.2.12 IC12 Control Register (Address = 0x0F) [reset = 0x2A]

IC12 Control is shown in and described in .

# 図 50. IC12 Control Register

7	6	5	4	3	2	1	0	
RSVD	RSVD	RSVD		RS	RSVD		RSVD	
R/W-0b	R/W-0b	R/W-10b		R/W-10b		R/W-10b		

#### 表 33. IC12 Control Field Descriptions

Bit	Field	Туре	Default	Description		
7	RSVD	R/W	0b	Reserved. Keep the default value 0b.		
6	RSVD	R/W	0b	Reserved.		
5-4	RSVD	R/W	10b	Reserved.		



#### 表 33. IC12 Control Field Descriptions (continued)

Bit	Field	Туре	Default	Description
3-2	RSVD	R/W	10b	Reserved.
1-0	RSVD	R/W	10b	Reserved.

# 8.6.2.13 IC13 Control Register (Address = 0x10) [reset = 0x7F]

IC13 Control is shown in and described in .

# 図 51. IC13 Control Register

7	6	5	4	3	2	1	0
RSVD	RSVD	RSVD		RSVD		RSVD	
R/W-0b	R/W-1b	R/W-	R/W-11b		/-11b	R/W-11b	

### 表 34. IC13 Control Field Descriptions

Bit	Field	Туре	Default	Description
7	RSVD	R/W	0b	Reserved
6	RSVD	R/W	1b	Reserved
5-4	RSVD	R/W	11b	Reserved
3-2	RSVD	R/W	11b	Reserved
1-0	RSVD	R/W	11b	Reserved

# 8.6.2.14 IC14 Control Register (Address = 0x10) [reset = 0x00]

IC14 Control is shown in and described in .

#### 図 52. IC14 Control Register

7	6	5	4	3	2	1	0
RS	VD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
R/W	-00b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

# 表 35. IC14 Control Field Descriptions

Bit	Field	Туре	Default	Description
7-6	RSVD	R/W	00b	Reserved
5	RSVD	R/W	0b	Reserved
4	RSVD	R/W	0b	Reserved
3	RSVD	R/W	0b	Reserved
2	RSVD	R/W	0b	Reserved
1	RSVD	R/W	0b	Reserved
0	RSVD	R/W	0b	Reserved

# 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The DRV8340-Q1 device is primarily used in applications for three-phase brushless DC motor control. The design procedures in the *Typical Application* section highlight how to use and configure the DRV8340-Q1 device.

#### 9.2 Typical Application

#### 9.2.1 Primary Application

The DRV8340-Q1 SPI device is used in this application example.

<u>JAJSHI4 – MAY 2019</u> **www.tij.co.jp** 

# TEXAS INSTRUMENTS

# **Typical Application (continued)**




図 53. Primary Application Schematic

#### **Typical Application (continued)**

#### 9.2.1.1 Design Requirements

lists the example input parameters for the system design.

#### 表 36. Design Parameters

EXAMPLE DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Nominal supply voltage	\ <u>'</u>	24 V
Supply voltage range	V <sub>VM</sub>	8 V to 45 V
MOSFET part number		CSD18536KCS
MOSFET total gate charge	Qg	83 nC (typical) at V <sub>VGS</sub> = 10 V
MOSFET gate to drain charge	$Q_gd$	14 nC (typical)
Target output rise time	t <sub>r</sub>	1000 ns
PWM Frequency	$f_{\sf PWM}$	10 kHz
Maximum motor current	I <sub>max</sub>	100 A
Winding sense current range	I <sub>SENSE</sub>	-40 A to +40 A
Motor RMS current	I <sub>RMS</sub>	28.3 A
System ambient temperature	T <sub>A</sub>	-40°C to 125°C

#### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 External MOSFET Support

The DRV8340-Q1 MOSFET support is based on the capacity of the charge pump and PWM switching frequency of the output. For a quick calculation of MOSFET driving capacity, use 式 4 and 式 5 for three phase BLDC motor applications.

Trapezoidal 120° Commutation:  $I_{VCP} > Q_q \times f_{PWM}$ 

where

- $f_{\text{PWM}}$  is the maximum desired PWM switching frequency.
- I<sub>VCP</sub> is the charge pump capacity, which depends on the VM pin voltage.
- The multiplier based on the commutation control method, may vary based on implementation.

Sinusoidal 180° Commutation:  $I_{VCP} > 3 \times Q_{q} \times f_{PWM}$  (5)

#### 9.2.1.2.1.1 Example

If a system with a  $V_{VM}$  voltage of 8 V ( $I_{VCP}$  = 15 mA) uses a maximum PWM switching frequency of 10 kHz, then the charge pump can support MOSFETs using trapezoidal commutation with a  $Q_g$  less than 750 nC, and MOSFETs using sinusoidal commutation with a  $Q_g$  less than 250 nC.

#### 9.2.1.2.2 IDRIVE Configuration

The strength of the gate drive current,  $I_{DRIVE}$ , is selected based on the gate-to-drain charge of the external MOSFETs and the target rise and fall times at the outputs. If  $I_{DRIVE}$  is selected to be too low for a given MOSFET, then the MOSFET may not turn on completely within the  $t_{DRIVE}$  time and a gate drive fault may be asserted. Additionally, slow rise and fall times result in higher switching power losses. TI recommends adjusting these values in the system with the required external MOSFETs and motor to determine the best possible setting for any application.

The I<sub>DRIVEP</sub> and I<sub>DRIVEN</sub> current for both the low-side and high-side MOSFETs are independently adjustable on SPI devices through the SPI registers. On hardware interface devices, both source and sink settings are selected at the same time on the IDRIVE pin.

For MOSFETs with a known gate-to-drain charge  $Q_{gd}$ , desired rise time  $(t_r)$ , and a desired fall time  $(t_f)$ , use  $\pm$  6 and  $\pm$  7 to calculate the value of  $I_{DRIVEP}$  and  $I_{DRIVEP}$  (respectively).

$$I_{DRIVEP} > Q_{gd} \times t_r$$
 (6)

$$I_{DRIVEN} = 2 \times I_{DRIVEP} \tag{7}$$

JAJSHI4 – MAY 2019 www.tij.co.jp

# TEXAS INSTRUMENTS

#### 9.2.1.2.2.1 Example

Use 式 8 to calculate the value of IDRIVEP for a gate-to-drain charge of 14 nC and a rise time from 100 to 300 ns.

$$I_{DRIVEP} = \frac{12 \text{ nC}}{1000 \text{ ns}} 14 \text{ mA}$$
 (8)

Select an  $I_{DRIVEP}$  value that is close to 14 mA which will set the  $I_{DRIVEN}$  value close to 28 mA. For this example, the value of  $I_{DRIVEP}$  was selected as 15 mA.

#### 9.2.1.2.3 V<sub>DS</sub> Overcurrent Monitor Configuration

The  $V_{DS}$  monitors are configured based on the worst-case motor current and the  $R_{DS(on)}$  of the external MOSFETs as shown in  $\pm$  9.

$$V_{DS\_OCP} > I_{max} \times R_{DS(on)max}$$
 (9)

#### 9.2.1.2.3.1 Example

The goal of this example is to set the  $V_{DS}$  monitor to trip at a current greater than 100 A. According to the CSD18536KCS 60 V N-Channel NexFET<sup>TM</sup> Power MOSFET data sheet, the  $R_{DS(on)}$  value is 1.8 times higher at 175°C, and the maximum  $R_{DS(on)}$  value at a  $V_{GS}$  of 10 V is 1.6 m $\Omega$ . From these values, the approximate worst-case value of  $R_{DS(on)}$  is 1.8 × 1.6 m $\Omega$  = 2.88 m $\Omega$ .

Using  $\pm$  9 with a value of 2.88 m $\Omega$  for R<sub>DS(on)</sub> and a worst-case motor current of 100 A,  $\pm$  10 shows the calculated the value of the V<sub>DS</sub> monitors.

$$V_{DS\_OCP} > 100 \text{ A} \times 2.88 \text{ m}\Omega$$
 
$$V_{DS\_OCP} > 0.288 \text{ V}$$
 (10)

For this example, the value of  $V_{DS\ OCP}$  was selected as 0.31 V.

The SPI devices allow for adjustment of the deglitch time for the  $V_{DS}$  overcurrent monitor. The deglitch time can be set to 2  $\mu$ s, 4  $\mu$ s, 6  $\mu$ s, 8  $\mu$ s, 10  $\mu$ s, 12  $\mu$ s, 16  $\mu$ s, or 20  $\mu$ s.

#### 9.2.1.2.4 Design consideration of low-side gate drive (IDRIVE, GLx, SLx)

The VGLS linear regulator of low-side gate driver is biased with respect to AGND. Since the external FET is referenced to bridge ground, any difference between the two grounds may cause the effective gate-source voltage on the low-side MOSFET to increase during high current switching events.

Steps can be taken during the design stage to reduce the severity of this effect

- Avoid excessively fast switching transients in the bridge ( <100ns slew rates on the phase node)</li>
- Ensure low inductance between SLx pin to MOSFET ground
- Ensure low inductance in the path from GLx pin to MOSFET Gate. As a guidance, the below relationships 式
  11 may be used to estimate the highest V<sub>GSL</sub> expected. The 1V term in the equation is required for additional margin.

$$V_{GSL\_SWITCHING} = V_{GSL} + 1V + \frac{I_{DRIVEP}^2}{Q_g} \times L_{gate}$$

where

- V<sub>GSL SWITCHING</sub> is the effective gate-source voltage on the low-side MOSFET
- V<sub>GSI</sub> is the low-side gate drive voltage with no output load of GLx
- I<sub>DRIVEP</sub> is the peak source gate current
- Q<sub>q</sub> is the total gate charge of MOSFET
- L<sub>oate</sub> is the parasitic inductance in the path from GLx pin to MOSFET gate

(11)

#### 9.2.1.2.5 External Components

lists the recommended external components.




#### 表 37. External Components

COMPONENT	PIN 1	PIN 2	RECOMMENDED
$C_{FLY}$	CPH	CPL	47-nF ceramic capacitor X5R or X7R rated for VM <sup>(1)</sup>
$C_{VCP}$	VCP	VM	1-µF ceramic capacitor X5R or X7R rated for VCP – VM <sup>(1)</sup>
C <sub>VM1</sub>	VM	PGND	0.1-μF ceramic capacitor X5R or X7R rated for VM <sup>(1)</sup>
C <sub>VM2</sub>	VM	PGND	4.7-μF ceramic capacitor X5R or X7R rated for VM <sup>(1)</sup>
C <sub>VM3</sub>	VM	PGND	> 10-µF electrolytic capacitor rated for VM <sup>(1)</sup>
C <sub>DVDD</sub>	DVDD	AGND	1-µF ceramic capacitor X5R or X7R rated for DVDD <sup>(1)</sup>
C <sub>VSDO</sub>	VSDO	AGND	0.1-μF ceramic capacitor X5R or X7R rated for VSDO <sup>(1)</sup> . DRV8340S only
R <sub>nFAULT</sub>	nFAULT	VCC <sup>(2)</sup>	2.5 – 10 kΩ pulled up the MCU I/O (VCC) power supply

<sup>(1)</sup> The effective capacitance of ceramic capacitors varies with DC operating voltage and temperature. As a rule of thumb, expect the effective capacitance to decrease by as much as 50% at the extremes of the operating voltage. The system designer must review the capacitor characteristics and select the component accordingly.

#### 9.2.1.3 Application Curves



(1) SOC is available for DRV8343-Q1.

<sup>(2)</sup> The VCC pin is not a pin on the DRV8340-Q1 device, but a VCC supply voltage pullup is required for the open-drain output, nFAULT. These pins can also be pulled up to DVDD.

JAJSHI4 – MAY 2019 www.tij.co.jp



## 10 Power Supply Recommendations

The DRV8340-Q1 device is designed to operate from an input voltage supply (VM) range from 6 V to 60 V.

#### 10.1 Power Supply Consideration in Generator Mode

When the motor shaft of BLDC or PMSM motor is turned by an external force, the motor windings will generate a voltage on the motor inputs. This condition is known as generator mode or motor back-drive. In the generator mode, a positive voltage can be observed on SHx pins of the device. If there is a switch between VDRAIN and VM (SW<sub>VDRAIN</sub> in  $\boxtimes$  56) and the following conditions exist in the system, the absolute max voltage of VCP with respect to VM needs to be reviewed;

- · Generator mode
- SW<sub>VDRAIN</sub> is off
- VM and VCP are low voltage (e.g. VM = 0V)

If SHx voltage ( $V_{SHx}$ ) exceeds VCP voltage, the VCP voltage starts following  $V_{SHx}$  because of the device internal diodes D1 and D2 (or D3). If VCP - VM voltage exceeds the absolute max voltage of DRV8340-Q1, the ESD diode D4 starts conducting and results in a big current from SHx to VM through the diodes D2, D1 and D4. To avoid this condition, it is recommended to add an external diode  $D_{VDRAIN}$   $V_{VDRAIN}$  between VDRAIN and VM.




図 56. Power Supply Consideration in Generator mode

#### 10.2 Bulk Capacitance Sizing

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size. The amount of local capacitance depends on a variety of factors including:

- The highest current required by the motor system
- The power supply's type, capacitance, and ability to source current




#### **Bulk Capacitance Sizing (continued)**

- · The amount of parasitic inductance between the power supply and motor system
- The acceptable supply voltage ripple
- Type of motor (brushed DC, brushless DC, stepper)
- The motor startup and braking methods

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage stays stable and high current can be quickly supplied.

The data sheet provides a recommended minimum value, but system level testing is required to determine the appropriate sized bulk capacitor.



**図 57. Motor Drive Supply Parasitics Example** 

**NSTRUMENTS** 

JAJSHI4 – MAY 2019 www.tij.co.jp

## 11 Layout

#### 11.1 Layout Guidelines

Bypass the VM pin to the PGND pin using a low-ESR ceramic bypass capacitor  $C_{VM1}$ . Place this capacitor as close to the VM pin as possible with a thick trace or ground plane connected to the PGND pin. Additionally, bypass the VM pin using a bulk capacitor rated for VM. This component can be electrolytic. This capacitance must be at least 10  $\mu$ F.

Additional bulk capacitance is required to bypass the high current path on the external MOSFETs. This bulk capacitance should be placed such that it minimizes the length of any high current paths through the external MOSFETs. The connecting metal traces should be as wide as possible, with numerous vias connecting PCB layers. These practices minimize inductance and let the bulk capacitor deliver high current.

Place a low-ESR ceramic capacitor  $C_{FLY}$  between the CPL and CPH pins. Additionally, place a low-ESR ceramic capacitor  $C_{VCP}$  between the VCP and VM pins.

Bypass the DVDD pin to the AGND pin with  $C_{\text{DVDD}}$ . Place this capacitor as close to the pin as possible and minimize the path from the capacitor to the AGND pin.

The VDRAIN pin can be shorted directly to the VM pin. However, if a significant distance is between the device and the external MOSFETs, use a dedicated trace to connect to the common point of the drains of the high-side external MOSFETs. Do not connect the SLx pins directly to PGND. Instead, use dedicated traces to connect these pins to the sources of the low-side external MOSFETs. These recommendations offer more accurate  $V_{DS}$  sensing of the external MOSFETs for overcurrent detection.

Minimize the loop length for the high-side and low-side gate drivers. The high-side loop is from the GHx pin of the device to the high-side power MOSFET gate, then follows the high-side MOSFET source back to the SHx pin. The low-side loop is from the GLx pin of the device to the low-side power MOSFET gate, then follows the low-side MOSFET source back to the PGND pin.

# 11.2 Layout Example




図 58. Layout Example

JAJSHI4 – MAY 2019 www.tij.co.jp




# 12 デバイスおよびドキュメントのサポート

# 12.1 デバイス・サポート

#### 12.1.1 デバイスの項目表記

次の図は、完全なデバイス名を解釈するための凡例を示したものです。



#### 12.2 ドキュメントのサポート

#### 12.2.1 関連資料

- テキサス・インスツルメンツ、『AN-1149 スイッチング電源のレイアウトのガイドライン』アプリケーション・レポート
- テキサス・インスツルメンツ、『DRV834x-Q1の強化されたフォルト診断』TI TechNote
- テキサス・インスツルメンツ、『BLDCモーターを使用する雷動自転車のハードウェア設計の考慮事項』
- テキサス・インスツルメンツ、『スイッチング電源のレイアウトのガイドライン』
- テキサス・インスツルメンツ、『MSP430™を使用するセンサ付き3相BLDCモーター制御』アプリケーション・レポート
- テキサス・インスツルメンツ、『TI製モーター・ゲート・ドライバでのIDRIVEおよびTDRIVEについて』アプリケーション・レポート

#### 12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 12.4 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 商標

PowerPAD, NexFET, MSP430, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.



# 12.6 静電気放電に関する注意事項



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

#### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	( )	( )			(-)	(4)	(5)		(-)
DRV8340HPHPRQ1	Active	Production	HTQFP (PHP)   48	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8340H
DRV8340HPHPRQ1.A	Active	Production	HTQFP (PHP)   48	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8340H
DRV8340SPHPRQ1	Active	Production	HTQFP (PHP)   48	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8340S
DRV8340SPHPRQ1.A	Active	Production	HTQFP (PHP)   48	1000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8340S

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Feb-2023

#### TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8340HPHPRQ1	HTQFP	PHP	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2
DRV8340SPHPRQ1	HTQFP	PHP	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2



www.ti.com 24-Feb-2023




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8340HPHPRQ1	HTQFP	PHP	48	1000	350.0	350.0	43.0
DRV8340SPHPRQ1	HTQFP	PHP	48	1000	350.0	350.0	43.0


7 x 7, 0.5 mm pitch

QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MS-026.
- 5. Feature may not be present.



PLASTIC QUAD FLATPACK




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- 10. Size of metal pad may vary due to creepage requirement.



PLASTIC QUAD FLATPACK



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



#### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated