



DRV8242-Q1

JAJSQT9A - NOVEMBER 2023 - REVISED MARCH 2024

DRV8242-Q1 車載用 H ブリッジ ドライバ、内蔵電流センスおよび診断機能付 き

1 特長

- 車載アプリケーション用に AEC-Q100 認定済み:
 - 温度グレード 1:-40℃~+125℃、T_A
- 機能安全システムの設計に役立つ資料を利用可
- 動作範囲:4.5V~35V (絶対最大定格 40V)
- QFN パッケージ: $R_{ON LS} + R_{ON HS} = 250 m\Omega$
- I_{OUT} (最大値) = 6A (QFN)
- 最大 25kHz の PWM 周波数動作、自動デッド タイム 生成付き
- 設定可能なスルーレートとスペクトラム拡散クロックによ る低電磁干渉 (EMI)
- 統合型の電流センス (シャント抵抗が不要)
- IPROPIピンへの比例負荷電流出力
- 設定可能な電流レギュレーション
- フォルト応答 (ラッチまたは再試行) を設定可能な保護 および診断機能
 - オフ状態とオン状態の両方で負荷診断を行い、開 放負荷および短絡を検出
 - 電源 (VM) の電圧監視
 - 過電流保護
 - 過熱保護
 - nFAULT ピンによるフォルト通知
- 3.3V および 5V のロジック入力電圧をサポート
- 低いスリープ電流、25℃で 1.3µA (標準値)
- 3 つのバリアント HW (H)、SPI (S)、SPI (P)
- PWM または PH/EN モードを使用するシングル フル ブリッジ
- デバイスファミリの比較表

2 アプリケーション

- 車載用ブラシ付き DC モーター、ソレノイド
- ドア モジュール 、シート モジュール
- ボディコントロール モジュール (BCM)
- ガス エンジン システム
- オンボード チャージャ

3 概要


DRV824x-Q1 デバイス ファミリは、多様な車載用アプリケ ーション向けの完全統合型 H ブリッジ ドライバです。この デバイスは、PWM またはフェーズ イネーブル制御を備え た双方向フルブリッジ ドライバです。 パワー パッケージに 収容されたこのモノリシック デバイス ファミリは、BiCMOS 大電力プロセス テクノロジー ノードを採用した設計であ り、優れた電力処理能力と放熱特性を達成すると同時に、 コンパクトなパッケージ サイズ、使いやすいレイアウト、 EMI 制御能力、高精度の電流センス、堅牢性、診断機能 も実現しています。このファミリには、同じピン機能でスケ ーラブルな R_{ON} (電流容量) のデバイスがあり、さまざまな 負荷に対応できます。

このデバイスには、N チャネル H ブリッジ、チャージ ポン プレギュレータ、ハイサイド電流検出およびレギュレーショ ン、電流比例出力、保護回路が内蔵されています。低消 費電力のスリープ モードにより、低い静止電流を実現でき ます。このデバイスは、電圧監視機能、負荷診断機能、さ らに過電流および過熱に対する保護機能を搭載していま す。フォルト条件は nFAULT ピンにより示されます。このデ バイスには、3種類のバリアントが用意されています。ハー ドワイヤード インターフェイス:HW (H) および 2 つの SPI インターフェイス バリアント: SPI(P) と SPI(S) があり、 SPI (P) はロジック電源が外部から供給され、SPI (S) はロ ジック電源が内部で生成されます。SPI インターフェイス バリアントは、デバイス構成とフォルト監視において、より高 い柔軟性があります。

製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
DRV8242-Q1	VQFN (20)	3.5mm × 4.5mm

利用可能なすべてのパッケージについては、データシートの末尾 にある注文情報を参照してください。



概略回路図



Table of Contents

1 特長	1
2 アプリケーション	1
3 概要	1
4 Device Comparison	
5 Pin Configuration and Functions	
5.1 HW Variant	
5.2 SPI Variant	
6 Specifications	9
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	<mark>9</mark>
6.3 Recommended Operating Conditions	
6.4 Thermal Information VQFN-RHL package	10
6.5 Electrical Characteristics	10
6.6 Transient Thermal Impedance & Current	
Capability	14
6.7 SPI Timing Requirements	
6.8 Switching Waveforms	
6.9 Wake-up Transients	17
6.10 Fault Reaction Transients	
6.11 Typical Characteristics	23
7 Detailed Description	25

	7.1 Overview	25
	7.2 Functional Block Diagram	26
	7.3 Feature Description	
	7.4 Device Functional States	39
	7.5 Programming - SPI Variant Only	.42
8	Register Map - SPI Variant Only	46
	8.1 User Registers	47
9	Application and Implementation	
	9.1 Application Information	53
	9.2 Typical Application	53
	9.3 Power Supply Recommendations	.56
	9.4 Layout	57
1	0 Device and Documentation Support	.59
	10.1 Documentation Support	59
	10.2 Receiving Notification of Documentation Updates.	.59
	10.3 Community Resources	.59
	10.4 Trademarks	.59
1	1 Revision History	59
1	2 Mechanical, Packaging, and Orderable	
	Information	59



4 Device Comparison

表 4-1 summarizes the R_{ON} and package differences between devices in the DRV824X-Q1 family.

表 4-1. Device Comparison

PART NUMBER ⁽¹⁾	(LS + HS) R _{ON}	I _{OUT} MAX	PACKAGE	BODY SIZE (nominal)	Variants
DRV8242-Q1	250 mΩ	6 A	QFN (20)	3.5 mm X 4.5 mm	HW (H), SPI (S), SPI (P)
DRV8243-Q1	84 mΩ	12 A	VQFN-HR (14)	3 mm X 4.5 mm	HW (H), SPI (S)
DRV8243-Q1	98 mΩ	12 A	HVSSOP (28)	3 mm X 7.3 mm	HW (H), SPI (S), SPI (P)
DRV8244-Q1	47 mΩ	21 A	VQFN-HR (16)	3 mm X 6 mm	HW (H), SPI (S)
DRV8244-Q1	60 mΩ	21 A	HVSSOP (28)	3 mm X 7.3 mm	HW (H), SPI (S), SPI (P)
DRV8245-Q1	32 mΩ	32 A	VQFN-HR (16)	3.5 mm X 5.5 mm	HW (H), SPI (S)
DRV8245-Q1	40 mΩ	32 A	HTSSOP (28)	4.4 mm X 9.7 mm	HW (H), SPI (S), SPI (P)

⁽¹⁾ This is the product datasheet for the DRV8242-Q1. Please reference other device variant data sheets for additional information.

表 4-2 summarizes the feature differences between the SPI and HW interface variants in the DRV824X-Q1 family. In general, the SPI variant offers more configurability, bridge control options, diagnostic feedback, redundant driver shutoff, improved Pin FMEA, and additional features.

In addition, the SPI variant has two options - SPI (S) variant and the SPI (P) variant. The SPI (P) variant supports an external, low-voltage 5 V supply to the device through the VDD pin for the device logic, whereas in the SPI (S) variant, this supply is internally derived from the VM pin. With this external logic supply, the SPI (P) variant avoids device brownout (reset of the device) during VM under-voltage transients.

表 4-2. SPI Variant vs HW Variant Comparison

2 1 2 1 0 1 1 turismit to 1111 turismit comparison							
FUNCTION	HW (H) Variant	SPI (S) Variant	SPI (P) Variant				
Bridge control Pin only			it with pin status indication (Refer Pin control)				
Sleep function	Available th	rough nSLEEP pin	Not available				
External logic supply to the device	Not supported	Not supported	Supported through VDD pin				
Clear fault command	Reset pulse on nSLEEP pin (DRV8242-Q1 latched mode only)	SPI CLR_FAU	JLT command				
Slew rate	6 levels	8 le	vels				
Over current protection (OCP) Fixed at the highest setting		3 choices for thresholds	s, 4 choices for filter time				
ITRIP regulation	5 levels with disable & fixed TOFF time	7 levels with disable & indication with programmable TOE					
Individual fault reaction configuration between retry or latched behavior Not supported, e		Supp	orted				
Detailed fault logging and device status feedback	Not supported, nFAULT pin monitoring necessary	Supported, nFAULT p	in monitoring optional				
VM over voltage	Fixed	4 thresho	ld choices				
セクション 7.3.4.4	セクション 7.3.4.4 Not supported		high-side loads				
Spread spectrum clocking (SSC)	Spread spectrum clocking (SSC) Not supported		orted				
Additional driver states in PWM mode Not supported		Supp	orted				

表 4-3. Differentiating between devices in the family

Device	Package Symbolization	DEVICE_ID Register
DRV8242H-Q1	8242H	Not applicable
DRV8243H-Q1	8243H	Not applicable
DRV8244H-Q1	8244H	Not applicable

Product Folder Links: DRV8242-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



表 4-3. Differentiating between devices in the family (続き)

Device	Package Symbolization	DEVICE_ID Register
DRV8245H-Q1	8245H	Not applicable
DRV8242S-Q1	8242S	0 x 20
DRV8243S-Q1	8243S	0 x 32
DRV8244S-Q1	8244S	0 x 42
DRV8245S-Q1	8245S	0 x 52
DRV8242P-Q1	8242P	0 x 24
DRV8243P-Q1	8243P	0 x 36
DRV8244P-Q1	8244P	0 x 46
DRV8245P-Q1	8245P	0 x 56

English Data Sheet: SLVSGY7

4

Product Folder Links: DRV8242-Q1

5 Pin Configuration and Functions5.1 HW Variant

5.1.1 VQFN (20) package




図 5-1. DRV8242H-Q1 HW variant in VQFN (20) package

表 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION	
NO.	NAME	ITPE	DESCRIPTION	
1	SR	I	Device configuration pin for Slew Rate control . For details, refer to セクション 7.3.3.1 in the セクション 7.3.3.	
2	DIAG	I	Device configuration pin for load type indication and fault reaction configuration. For details, refer to セクション 7.3.3.4 in the セクション 7.3.3.	
3	PH/IN2	I	Controller input pin for bridge operation. For details, see the セクション 7.3.2.	
4	EN/IN1	I	Controller input pin for bridge operation. For details, see the セクション 7.3.2.	
5	DRVOFF	ļ	Controller input pin for bridge Hi-Z. For details, see the セクション 7.3.2.	
6, 15	VM	Р	Power supply. This pin is the motor supply voltage. Must combine with the rest of VM pins (2 total) to support device current capability. Bypass this pin to GND with a 0.1-µF ceramic capacitor and a bulk capacitor.	
7, 8	OUT1	Р	Half-bridge output 1. Connect this pin to the motor or load. Must combine with the rest of OUT1 pins (2 total) to support device current capability.	
9, 10, 11, 12	GND	G	Ground pin. Must combine with the rest of GND pins (4 total) to support device current capability.	
13,14	OUT2	Р	Half-bridge output 2. Connect this pin to the motor or load. Must combine with the rest of OUT2 pins (2 total) to support device current capability.	
16	nSLEEP	I	Controller input pin for SLEEP. For details, see the セクション 7.3.2.	
17	IPROPI	I/O	Driver load current analog feedback. For details, refer to セクション 7.3.3.2 in the セクション 7.3.3.	
18	nFAULT	OD	Fault indication to the controller. For details, refer to nFAULT in the セクション 7.3.3.	
19	MODE	ļ	Device configuration pin for MODE. For details, refer to the セクション 7.3.3.	



表 5-1. Pin Functions (続き)

P	IN	TYPE ⁽¹⁾	DESCRIPTION
NO.	NAME		
20	ITRIP	I	Device configuration pin for ITRIP level for high-side current limiting. For details, refer to ITRIP in the セクション 7.3.3.

(1) I = input, O = output, I/O = input/output, G = ground, P = power, OD = open-drain output, PP = push-pull output

5.2 SPI Variant

5.2.1 VQFN (20) package




図 5-2. DRV8242S-Q1 SPI variant in VQFN (20) package

表 5-2. Pin Functions

PIN		TYPE (1)	DESCRIPTION
NO.	NAME	IIFE (/	DESCRIPTION
1	SCLK	ļ	SPI - Serial Clock input.
2	nSCS	I	SPI - Chip Select. An active low on this pin enables the serial interface communication.
3	PH/IN2	I	Controller input pin for bridge operation. For details, see the セクション 7.3.2.
4	EN/IN1	I	Controller input pin for bridge operation. For details, see the セクション 7.3.2.
5	DRVOFF	I	Controller input pin for bridge Hi-Z. For details, see the セクション 7.3.2.
6, 15	VM	Р	Power supply. This pin is the motor supply voltage. Must combine with the rest of VM pins (2 total) to support device current capability. Bypass this pin to GND with a 0.1-µF ceramic capacitor and a bulk capacitor.
7, 8	OUT1	Р	Half-bridge output 1. Connect this pin to the motor or load. Must combine with the rest of OUT1 pins (2 total) to support device current capability.
9, 10, 11, 12	GND	G	Ground pin. Must combine with the rest of GND pins (4 total) to support device current capability.
13, 14	OUT2	Р	Half-bridge output 2. Connect this pin to the motor or load. Must combine with the rest of OUT2 pins (2 total) to support device current capability.
16	nSLEEP	I	SPI (S) variant: Controller input pin for SLEEP. For details, see the セクション 7.3.2. Also VIO logic level for SDO.
	VDD	Р	SPI (P) variant: Logic power supply to the device.
17	IPROPI	I/O	Driver load current analog feedback. For details, refer to セクション 7.3.3.2 in the セクション 7.3.3.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

表 5-2. Pin Functions (続き)

P	IN	TYPE (1)	DESCRIPTION
NO.	NAME		DESCRIF HON
18	nFAULT	OD	Fault indication to the controller. For details, refer to nFAULT in the セクション 7.3.3.
19	SDO	PP	SPI - Serial Data Output. Data is updated at the rising edge of SCLK.
20	SDI	I	SPI - Serial Data Input. Data is captured at the falling edge of SCLK.

(1) I = input, O = output, I/O = input/output, G = ground, P = power, OD = open-drain output, PP = push-pull output

5.2.2 VQFN (20) package




図 5-3. DRV8242P-Q1 SPI variant in VQFN (20) package

表 5-3. Pin Functions

P	PIN		DESCRIPTION
NO.	NAME	TYPE (1)	DESCRIPTION
1	SCLK	I	SPI - Serial Clock input.
2	nSCS	I	SPI - Chip Select. An active low on this pin enables the serial interface communication.
3	PH/IN2	I	Controller input pin for bridge operation. For details, see the セクション 7.3.2.
4	EN/IN1	I	Controller input pin for bridge operation. For details, see the セクション 7.3.2.
5	DRVOFF	I	Controller input pin for bridge Hi-Z. For details, see the セクション 7.3.2.
6, 15	VM	Р	Power supply. This pin is the motor supply voltage. Must combine with the rest of VM pins (2 total) to support device current capability. Bypass this pin to GND with a 0.1-µF ceramic capacitor and a bulk capacitor.
7, 8	OUT1	Р	Half-bridge output 1. Connect this pin to the motor or load. Must combine with the rest of OUT1 pins (2 total) to support device current capability.
9, 10, 11, 12	GND	G	Ground pin. Must combine with the rest of GND pins (4 total) to support device current capability.
13, 14	OUT2	Р	Half-bridge output 2. Connect this pin to the motor or load. Must combine with the rest of OUT2 pins (2 total) to support device current capability.
16	VDD	Р	SPI (P) variant: Logic power supply to the device.
17	IPROPI	I/O	Driver load current analog feedback. For details, refer to セクション 7.3.3.2 in the セクション 7.3.3.
18	nFAULT	OD	Fault indication to the controller. For details, refer to nFAULT in the セクション 7.3.3.
19	SDO	PP	SPI - Serial Data Output. Data is updated at the rising edge of SCLK.



表 5-3. Pin Functions (続き)

PI	PIN TYPE (1)		DESCRIPTION			
NO.	NAME	1166	DESCRIPTION			
20 SDI I		l	SPI - Serial Data Input. Data is captured at the falling edge of SCLK.			

(1) I = input, O = output, I/O = input/output, G = ground, P = power, OD = open-drain output, PP = push-pull output

6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Power supply pin voltage	VM	-0.3	40	V
Power supply transient voltage ramp	VM	0	2	V/µs
OUTx pin voltage	OUTx	-0.9	VM+0.9	V
SLEEP function pin (HW & SPI S variant only)	nSLEEP	-0.3	40	V
Shutoff pin	DRVOFF	-0.3	40	V
Controller pins voltage	EN/IN1, PH/EN2, IPROPI, nFAULT	-0.3	5.75	V
SPI P variant - Logic Supply	VDD	-0.3	5.75	V
SPI P variant - Logic supply transient voltage ramp	VDD		5	V/µs
SPI variant - SPI pin voltage	SDI, SDO, nSCS, SCLK	-0.3	5.75	V
HW variant - Configuration pin voltage	MODE, ITRIP, SR, DIAG	-0.3	5.75	V
Ambient temperature, T _A		-40	125	°C
Junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT	
	Electrostatic	Human body model (HBM), per AEC	VM, OUT1, OUT2, GND	±4000		
V _(ESD)		Q100-002 ⁽¹⁾ HBM ESD Classification Level 2	All other pins ±2000		V	
(LOD)	discharge	Charged device model (CDM), per AEC	Corner pins	±750		
		Q100-011 CDM ESD Classification Level C4B	Other pins	±500		

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{VM}	Power supply voltage	VM	4.5	13.5	35 ⁽¹⁾	V
V_{VDD}	Logic supply voltage (SPI P Variant only)	VDD	4.5		5.5	V
V _{SLEEP}	SLEEP function pin (HW & SPI S Variant only)	nSLEEP	0		5.5	V
V _{LOGIC}	Controller pins voltage	EN/IN1, PH/EN2, DRVOFF, nFAULT	0		5.5	V
V _{SPI_IOS}	SPI (S) variant - SPI pin voltage	SDI, SDO, nSCS, SCLK	0	V	nSLEEP + 0.5	V
V _{SPI_IOS}	SPI (P) variant - SPI pin voltage	SDI, SDO, nSCS, SCLK	0	١	/ _{VDD} + 0.5	V
V _{CONFIG}	HW variant - Configuration pin voltage	MODE, ITRIP, SR, DIAG	0		5.5	V
V _{IPROPI}	Analog feedback voltage	IPROPI	0		5.5	V
f _{PWM}	PWM frequency	EN/IN1, PH/EN2			25	kHz
T _A	Operating ambient temperature		-40		125	°C

資料に関するフィードバック(ご意見やお問い合わせ)を送信

9



over operating temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T_J	Operating junction temperature	-40		150	°C

(1) The over current protection function does not support short on OUTx to VM or GND above 28 V for short inductance < 1 µH.

6.4 Thermal Information VQFN-RHL package

	THERMAL METRIC(1)	VALUE	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	40.3	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	35.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	16.9	°C/W
R _{0JC(bot)}	Junction-to-case(bottom) thermal resistance	5.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

 $4.5~\text{V} \le \text{V}_{\text{VM}} \le 35~\text{V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLIES (VM)					
V_{VM_REV}	Supply pin voltage during reverse current Unpowered state, IVM = - 5 A			1.85		٧
	VM current in SLEEP state	V _{VM} = 13.5 V, T _A = 25°C, nSLEEP = 0		1.5		μA
I_{VMQ}	VM current in SLEEP state	V _{VM} = 13.5 V, T _A = 125°C, nSLEEP = 0			5.8	μΑ
I _{VMS}	VM current in STANDBY state with drivers HiZ	V _{VM} = 13.5 V, nSLEEP = 1'b1, DRVOFF = 1'b1, EN/IN1 = PH/IN2 = 1'b0		3	5	mA
t _{RESET}	Filter time on nSLEEP pin to register nSLEEP_RESET pulse	nSLEEP = 1'b1 to 1'b0 , HW variant only	5		20	μs
t _{SLEEP}	Filter time on nSLEEP pin to register SLEEP command , HW variant only	nSLEEP = 1'b1 to 1'b0	40		120	μs
t _{SLEEP_SPI}	Filter time on nSLEEP pin to register SLEEP command , SPI variant only	nSLEEP = 1'b1 to 1'b0	5		20	μs
t _{COM}	Time from WAKEUP till nFAULT pin gets asserted low, after which device communication is available	nSLEEP = 1'b0 to 1'b1			0.4	ms
t _{READY} Time from WAKEUP till device ready to process driver inputs		nSLEEP = 1'b0 to 1'b1			1	ms
CONTROLL	ER (nSLEEP, DRVOFF, EN/IN1, PH/IN2,) a	and SPI INPUTS (SDI, SDO, nSCS, SCLK)			
V _{IL}	Input logic low voltage on nSLEEP pin				0.65	V
V _{IH}	Input logic high voltage on nSLEEP pin		1.55			V
V _{IHYS}	Input hysteresis on nSLEEP pin			0.2		V
V _{IL}	Input logic low voltage	DRVOFF, inputs pins, SPI pins			0.7	V
V _{IH}	Input logic high voltage	DRVOFF, inputs pins, SPI pins	1.5			V
V _{IHYS}	Input hysteresis	DRVOFF, inputs pins, SPI pins		0.1		V
R _{PD_nSLEEP}	Input pull-down resistance on nSLEEP to GND	Measured at min VIH level	100		400	kΩ
R _{PU_DRVOFF}	Input pull-up resistance on DRVOFF to 5V internal	Measured at min VIH level	180		550	kΩ
R _{PD_EN/IN1}	Input pull-down resistance on EN/IN1 to GND	Measured at max VIL level	200		500	kΩ

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

10

Product Folder Links: DRV8242-Q1

$4.5~\text{V} \le \text{V}_{\text{VM}} \le 35~\text{V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{PD_PH/IN2}	Input pull-down resistance on PH/IN2 to GND	Measured at max VIL level	200		500	kΩ
R _{PU_nSCS}	Input pull-up resistance on nSCS to 5V internal (diode blocked), SPI variant only	Measured at min VIH level	200		500	kΩ
R _{PD_SDI}	Input pull-down resistance on SDI to GND, SPI variant only	Measured at max VIL level	150		500	kΩ
R _{PD_SCLK}	Input pull-down resistance on SCLK to GND, SPI variant only	Measured at min VIH level	150		500	kΩ
V _{OL_SDO}	Output logic low voltage, SPI variant only	0.5 mA sink into the pin			0.4	V
V _{OH_SDO5}	Output logic high voltage, SPI variant only - 5V interface	0.5 mA source from the pin, V(nSLEEP) = 5 V, VM > 7 V, S variant	4.1			V
V _{OH_SDO}	Output logic high voltage, SPI variant only - 3.3V interface	0.5 mA source from the pin, V(nSLEEP) = 3.3 V, VM > 5 V, S variant	2.7			V
V _{OH_SDO5}	Output logic high voltage, SPI variant only - 5V interface	0.5 mA source from the pin, V(nSLEEP) = 5 V, VDD = 5V, P variant	4.5			V
V _{OH_SDO5_N} L	Output logic high voltage, SPI variant only - 5V interface	No current from pin, V(nSLEEP) = 5 V, VM > 7 V, S variant			5.5	V
V _{OH_SDO_NL}	Output logic high voltage, SPI variant only - 3.3V interface	No current from pin, V(nSLEEP) = 3.3 V, VM > 5 V, S variant			3.8	V
6 LEVEL HA	ARDWIRED CONFIGURATION for ITRIP, S	SR and DIAG pins			'	
R _{LVL1}	Short to GND	Phyically shorted to GND			10	Ω
R _{LVL2}	Resistor to GND	+/- 10% resistors	7.4	8.2	9	kΩ
R _{LVL3}	Resistor to GND	+/- 10% resistors	19.8	22	24.2	kΩ
R _{LVL4}	Resistor to GND	+/- 10% resistors	42.3	47	51.7	kΩ
R _{LVL5}	Resistor to GND	+/- 10% resistors	90	100	110	kΩ
R _{LVL6}	No connect	Floating (no connect)	250			kΩ
2 LEVEL HA	ARDWIRED CONFIGURATION for MODE	pin			·	
R _{LVL1}	Resistor to GND	Phyically shorted to GND			10	Ω
R _{LVL2}	No connect	Floating (no connect)	250			kΩ
DRIVER OU	TPUT (OUTx)					
D	High-side MOSFET on resistance, RHL	V _{VM} = 13.5 V, I _O = 2 A, T _J = 25°C		125		mΩ
R _{HS_DS(on)}	night-side MOSFET of Tesistance, KnL	V _{VM} = 13.5 V, I _O = 2 A, T _J = 150°C			220	mΩ
D	Low-side MOSFET on resistance, RHL	V _{VM} = 13.5 V, I _O = 2 A, T _J = 25°C		125		mΩ
$R_{LS_DS(on)}$	Low-side MOSI ET Offresistance, Krie	V _{VM} = 13.5 V, I _O = 2 A, T _J = 150°C			220	mΩ
V _{SD_LS}	Body diode forward voltage	IOUTx = -2 A (Out of the pin)	-1.5	-0.9	-0.4	V
V _{SD_HS}	Body diode forward voltage	IOUTx = 2 A (Into pin)	0.4	0.9	1.5	V
		SR = 3'b000 or 3'b001 or 3'b010 or 3'b111 or LVL2 or LVL5	7		82	kΩ
_	OUTx resistance to GND in	SR = 3'b011 or LVL3	15		27	kΩ
R _{HIZ}	HiZ, V(OUTx) = VM = 13.5 V	SR = 3'b100 or LVL4	13		21	kΩ
		SR = 3'b101 or LVL1	10		18	kΩ
		SR = 3'b110 or LVL6	7	,	12	kΩ

Product Folder Links: DRV8242-Q1

 $4.5 \text{ V} \le \text{V}_{VM} \le 35 \text{ V}$, $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SR = 3'b000 or LVL2		1.1		V/µs
		SR = 3'b001 (SPI only)		5		V/µs
		SR = 3'b010 (SPI only)		10		V/µs
	Output voltage rise time, 10% - 90%, HS	SR = 3'b011 or LVL3		15		V/µs
SR _{LSOFF}	RECIRC	SR = 3'b100 or LVL4		20		V/µs
		SR = 3'b101 or LVL1		25		V/µs
		SR = 3'b110 or LVL6		40		V/µs
		SR = 3'b111 or LVL5		50		V/µs
		SR = 3'b000 or LVL2		0.3		μs
		SR = 3'b001 (SPI only)		0.3		μs
		SR = 3'b010 (SPI only)		0.3		μs
t _{PD_LSOFF}	Propagation time during output voltage rise, HS RECIRC	SR = 3'b011 or LVL3		0.3		μs
		SR = 3'b100 & 3'b101 or LVL4 & LVL1		0.3		μs
		SR = 3'b110 & 3'b111 or LVL6 & LVL5 (SPI only)		0.27		μs
t _{DEAD_LSOFF}	Dead time during output voltage rise, HS RECIRC	All SRs		0.7		μs
		SR = 3'b000 or LVL2		1		V/µs
		SR = 3'b001 (SPI only)	5			V/µs
		SR = 3'b010 (SPI only)		10		V/µs
	Output voltage fall time, 90% - 10%, HS	SR = 3'b011 or LVL3		17		V/µs
SR _{LSON}	RECIRC	SR = 3'b100 or LVL4		22		V/µs
		SR = 3'b101 or LVL1		28		V/µs
		SR = 3'b110 or LVL6		46		V/µs
		SR = 3'b111 or LVL5		58		V/µs
		SR = 3'b000 or LVL2		0.18		μs
		SR = 3'b001 (SPI only)		0.18		μs
	Propagation time during output voltage fall, HS RECIRC	SR = 3'b010 (SPI only)		0.18		μs
PD LSON		SR = 3'b011 or LVL3		0.18		μs
_		SR = 3'b100 or LVL4		0.18		μs
		SR = 3'b101 or LVL1		0.18		μs
		SR = 3'b110 or 3'b111 or LVL6 or& LVL5		0.18		μs
		SR = 3'b000 or LVL2		3		μs
		SR = 3'b001 (SPI only)		0.9		μs
DEAD LSON	Dead time during output voltage fall, HS RECIRC	SR = 3'b010 (SPI only)		0.8		μs
	INCOINC	SR = 3'b011 or LVL3		0.8		μs
		All other SRs		0.8		μs
Match _{SRLS}	Output voltage rise and fall slew rate matching, High side recirculation only	All SRs	-20		20	%
CURRENT S	SENSE AND REGULATION (IPROPI, VRE	F)				
A _{IPROPI_TOP}	Current scaling factor, RHL	Current range: 0.5 A to 2 A	1354	1425	1496	A/A
A _{IPROPI_MID}	Current scaling factor, RHL	Current range: 0.1 A to 0.5 A	1283	1425	1567	A/A
A _{IPROPI_BOT}	Current scaling factor, RHL	Current range: 0.05 A to 0.1 A	1140	1425	1710	A/A
A _{IPROPI_M_T}	Current matching between the two half bridges in the TOP range		-2		2	%
	<u> </u>					

 $4.5~\text{V} \le \text{V}_{\text{VM}} \le 35~\text{V}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Offset _{IPROPI}	Offset current on IPROPI at zero load current	Measured in active state			15	μΑ
BW _{IPROPI_S} NS	Bandwidth of the internal IPROPI sense circuit	No external cap on IPROPI	.4			MHz
V _{IPROPI_LIM}	Internal clamping voltage on IPROPI		4		5.5	V
		ITRIP = 3'b001 or LVL2	1.06	1.18	1.3	V
		ITRIP = 3'b010 (SPI only)	1.27	1.41	1.55	V
		ITRIP = 3'b011 (SPI only)	1.49	1.65	1.82	V
V_{ITRIP_LVL}	Voltage limit on VIPROPI to trigger TOFF cycle for ITRIP regulation	ITRIP = 3'b100 or LVL3	1.78	1.98	2.18	V
	Total systems for the regulation	ITRIP = 3'b101 or LVL4	2.08	2.31	2.54	V
		ITRIP = 3'b110 or LVL5	2.38	2.64	2.9	V
		ITRIP = 3'b111 or LVL6	2.67	2.97	3.27	V
		TOFF = 2'b00 (SPI only)	16	20	25	μs
4	ITPID regulation off time	TOFF = 2'b01 (SPI). Only choice for HW	24	30	36	μs
t _{OFF}	ITRIP regulation - off time	TOFF = 2'b10 (SPI only)	33	40	48	μs
		TOFF = 2'b11 (SPI only)	41	50	61	μs
PROTECTIO	N CIRCUITS					
		VMOV_SEL = 2'b00 (SPI), Only choice in HW variant	33.6		37	V
V_{VMOV}	VM over voltage threshold while rising	VMOV_SEL = 2'b01 (SPI only)	28		31	V
		VMOV_SEL = 2'b10 (SPI only)	18		21	V
V _{VMOV_HYS}	VM OV hysteresis	VM OV Hysteresis		0.6		V
V _{VMUV}	VM Under Voltage	VM falling	4.2		4.5	V
V _{VMUV_HYS}	VM UV hysteresis	VM UV Hysteresis		0.2		V
t _{VMUV}	VM UV deglitch time		10	12	19	μs
t _{VMOV}	VM OV deglitch time		10	12	19	μs
VM _{POR_FALL}	VM voltage at which device goes into POR	Applicable for HW & SPI "S" variant			3.6	V
VM _{POR_RISE}	VM voltage at which device comes out of POR	Applicable for HW & SPI "S" variant			3.9	V
VDD _{POR_FAL}	VDD voltage at which device goes into POR	Applicable for SPI "P" variant			3.5	V
VDD _{POR_RIS}	VDD voltage at which device comes out of POR	Applicable for SPI "P" variant			3.8	V
	Over current protection threshold on the	OCP_SEL = 2'b00 (SPI), Only choice for HW	6		12	Α
OCP_HS	high side	OCP_SEL = 2'b10 (SPI only)	4.5		9	Α
		OCP_SEL = 2'b01 (SPI only)	3		6	Α
	Over current protection threshold on the	OCP_SEL = 2'b00 (SPI), Only choice for HW	6		12	Α
OCP_LS	low side	OCP_SEL = 2'b10 (SPI only)	4.5		9	Α
		OCP_SEL = 2'b01 (SPI only)	3		6	Α
		TOCP_SEL = 2'b00 (SPI), Only choice for HW	4.5	6	7.3	μs
COCP	Overcurrent protection deglitch time	TOCP_SEL = 2'b01 (SPI only)	2.2	3	4.1	μs
OUF		TOCP_SEL = 2'b10 (SPI only)	1.1	1.75	2.3	μs
		TOCP_SEL = 2'b11 (SPI only)	0.15	0.35	0.55	us µs
T _{TSD}	Thermal shutdown temperature	,	155	170	185	°C

$4.5 \text{ V} \le \text{V}_{VM} \le 35 \text{ V}$, $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{TSD}	Thermal shutdown deglitch time		10	12	19	μs
T _{HYS}	Thermal shutdown hysteresis			30		°C
t _{RETRY}	Overcurrent protection retry time		4.1	5	6.2	ms
t _{CLEAR}	Fault free operation time to auto-clear nFAULT in RETRY fault reaction mode		80		200	μs
t _{CLEAR_TSD}	Fault free operation time to auto-clear nFAULT in RETRY fault reaction mode		4.2		6.7	ms
I _{nFAULT_PD}	Pull down current on nFAULT pin to indicate fault	V _{nFAULT} = 0.3 V	5			mA
OPEN LOAI	DETECTION CIRCUITS					
R _{S_GND}	Resistance on OUT to GND that will be detected as short				1	ΚΩ
R _{S_VM}	Resistance on OUT to VM that will be detected as short				1	ΚΩ
R _{OPEN_FB}	Resistance between OUTx that will be detected as open, PH/EN or PWM mode		1.5			ΚΩ
V _{OLP_REFH}	OLP Comparator Reference High			2.65		V
V _{OLP_REFL}	OLP Comparator Reference Low			2		V
R _{OLP_PU}	OUTx resistance to internal 5V during OLP	V _{OUTx} = V _{OLP_REFH} + 0.1V		1		kΩ
R _{OLP_PD}	OUTx resistance to GND during OLP	V _{OUTx} = V _{OLP_REFL} - 0.1V		1		kΩ
		SR = 3'b000 or 3'b001 or 3'b010 or 3'b111 or LVL2 or LVL5	0.1		3.5	mA
	Internal sink current on OUT to GND	SR = 3'b011 or LVL3	0.5		0.8	mA
I _{PD_OLA}	during dead-time in high-side recirculation	SR = 3'b100 or LVL4	0.6		1	mA
		SR = 3'b101 or LVL1	0.5		1.5	mA
		SR = 3'b110 or LVL6	1		2	mA
V _{OLA_REF}	OLA Comparator Reference with respect to VM			0.25		V

6.6 Transient Thermal Impedance & Current Capability

Information based on thermal simulations

表 6-1. Transient Thermal Impedance (R_{BJA}) and Current Capability - full-bridge

- •				•	` '			,		•		
	D4 01/4		P [°	С/МЛ(1)	Current [A] ⁽²⁾							
PART NUMBER PACKA GE			R _{θJA} [°C/W] ⁽¹⁾				without PWM ⁽³⁾				with PWM ⁽⁴⁾	
		0.1 sec	1 sec	10 sec	DC	0.1 sec	1 sec	10 sec	DC	10 sec	DC	
DRV8242-Q1	VQFN	15.1	27.9	34.56	53.7	3.0	2.3	2.0	1.6	1.8	1.5	

- (1) Based on thermal simulations using 40 mm x 40 mm x 1.6 mm 4 layer PCB 2 oz Cu on top and bottom layers, 1 oz Cu on internal planes with 0.3 mm thermal via drill diameter, 0.025 mm Cu plating, 1 minimum mm via pitch.
- (2) Estimated transient current capability at 85 °C ambient temperature for junction temperature rise up to 150 °C
- (3) Only conduction losses (I²R) considered
- (4) Switching loss roughly estimated by the following equation:

$$P_{SW} = V_{VM} \times I_{Load} \times f_{PWM} \times V_{VM}/SR, \text{ where } V_{VM} = 13.5 \text{ V}, f_{PWM} = 20 \text{ KHz}, SR = 20 \text{ V/}\mu\text{s}$$
 (1)

6.7 SPI Timing Requirements

		MIN	TYP	MAX	UNIT
t _{SCLK}	SCLK minimum period ⁽¹⁾	100			ns

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

		MIN	TYP	MAX	UNIT
t _{SCLKH}	SCLK minimum high time	50			ns
t _{SCLKL}	SCLK minimum low time	50			ns
t _{HI_nSCS}	nSCS minimum high time	300			ns
t _{SU_nSCS}	nSCS input setup time	25			ns
t _{H_nSCS}	nSCS input hold time	25			ns
t _{SU_SDI}	SDI input data setup time	25			ns
t _{H_SDI}	SDI input data hold time	25			ns
t _{EN_SDO}	SDO enable delay time ⁽¹⁾			35	ns
t _{DIS_SDO}	SDO disable delay time ⁽¹⁾			100	ns

(1) SPI (S) variant: SDO delay times are valid only with SDO external load of 5 pF. With a 20 pF load on SDO, there is an additional delay on SDO, which results in a 25% increase in SCLK minimum time, limiting the SCLK to a maximum of 8 MHz. There is NO such limitation for the SPI (P) variant.




図 6-1. SPI Peripheral-Mode Timing Definition

15

Product Folder Links: DRV8242-Q1



6.8 Switching Waveforms

This section illustrates the switching transients for an inductive load due to external PWM or internal ITRIP regulation.

6.8.1.1 High-Side Recirculation




図 6-2. Output Switching Transients for a H-Bridge with High-Side Recirculation

6.9 Wake-up Transients

6.9.1 HW Variant




図 6-3. Wake-up from SLEEP State to STANDBY State Transition for HW Variant with ACK pulse

Hand shake between controller and device during wake-up as follows:

- t0: Controller nSLEEP asserted high to initiate device wake-up
- t1: Device internal state Wake-up command registered by device (end of Sleep state)
- t2: Device nFAULT asserted low to acknowledge wake-up and indicate device ready for communication
- t3: Device internal state Initialization complete
- t4 (any time after t2): Controller Issue nSLEEP reset pulse to acknowledge device wake-up
- t5: Device nFAULT de-asserted as an acknowledgment of nSLEEP reset pulse. Device in STANDBY state




図 6-4. Wake-up from SLEEP State to STANDBY State Transition for HW Variant without ACK pulse

Hand shake between controller and device during wake-up as follows:

- t0: Controller nSLEEP asserted high to initiate device wake-up
- t1: Device internal state Wake-up command registered by device (end of Sleep state)
- t2: Device nFAULT asserted low to acknowledge wake-up and indicate device ready for communication
- t3: Device internal state Initialization complete. nFAULT de-asserted as an acknowledgment of nSLEEP reset pulse. Device in STANDBY state






図 6-5. Power-up to STANDBY State Transition for HW Variant with ACK pulse

Hand shake between controller and device during power-up as follows:

- t0: Device internal state POR asserted based on under voltage of internal LDO (VM dependent)
- t1: Device internal state POR de-asserted based on recovery of internal LDO voltage
- t2: Device nFAULT asserted low to acknowledge wake-up and indicate device ready for communication
- · t3: Device internal state Initialization complete
- t4 (any time after t2): Controller Issue nSLEEP reset pulse to acknowledge device power-up
- t5: Device nFAULT de-asserted as an acknowledgment of nSLEEP reset pulse. Device in STANDBY state




図 6-6. Power-up to STANDBY State Transition for HW Variant without ACK pulse

Hand shake between controller and device during power-up as follows:

- t0: Device internal state POR asserted based on under voltage of internal LDO (VM dependent)
- t1: Device internal state POR de-asserted based on recovery of internal LDO voltage

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

- t2: Device nFAULT asserted low to acknowledge wake-up and indicate device ready for communication
- t3: Device internal state Initialization complete. nFAULT de-asserted as an acknowledgment of nSLEEP reset pulse. Device in STANDBY state

6.9.2 SPI Variant




図 6-7. Wake-up from SLEEP State to STANDBY State Transition for SPI (S) Variant

Hand shake between controller and device during a wake-up transient as follows:

- t0: Controller nSLEEP asserted high to initiate device wake-up
- t1: Device internal state Wake-up command registered by device (end of Sleep state)
- t2: Device nFAULT asserted low to acknowledge wake-up and indicate device ready for communication
- t3: Device internal state Initialization complete
- t4 (Any time after t2): Controller Issue CLR_FLT command through SPI to acknowledge device wake-up
- t5: Device nFAULT de-asserted as an acknowledgment of nSLEEP reset pulse. Device in STANDBY state




図 6-8. Power-up to STANDBY State Transition for SPI (S) Variant

Hand shake between controller and device during power-up as follows:

- t0: Device internal state POR asserted based on under voltage of internal LDO (VM dependent)
- t1: Device internal state POR de-asserted based on recovery of internal LDO voltage
- t2: Device nFAULT asserted low to acknowledge wake-up and indicate device ready for communication
- t3: Device internal state Initialization complete
- t4 (Any time after t2): Controller Issue CLR FLT command through SPI to acknowledge device power-up

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

19



t5: Device - nFAULT de-asserted as an acknowledgment of nSLEEP reset pulse. Device in STANDBY state




図 6-9. Power-up to STANDBY State Transition for SPI (P) Variant

Hand shake between controller and device during power-up as follows:

- t0: Device internal state POR asserted based on under voltage on VDD (external supply)
- t1: Device internal state POR de-asserted based on recovery of voltage on VDD (external supply)
- t2: Device nFAULT asserted low to acknowledge wake-up and indicate device ready for communication
- t3: Device internal state Initialization complete
- t4 (Any time after t2): Controller Issue CLR_FLT command through SPI to acknowledge device power-up
- t5: Device nFAULT de-asserted as an acknowledgment of nSLEEP reset pulse. Device in STANDBY state

6.10 Fault Reaction Transients

6.10.1 Retry setting

Valid for both SPI and HW variants




図 6-10. Fault reaction with RETRY setting (shown for OCP occurrence on high-side when OUT is shorted to ground)

Short occurrence and recovery scenario with RETRY setting:

- t1: An external short occurs.
- t2: OCP (Over Current Protection) fault confirmed after t_{OCP}, output disabled, nFAULT asserted low to indicate fault.
- t3: Device automatically attempts retry (auto retry) after t_{RETRY}. Each time output is briefly turned on to confirm short occurrence and then immediately disabled after t_{OCP}. nFAULT remains asserted low through out. Cycle repeats till driver is disabled by the user or external short is removed, as illustrated further. Note that, in case of a TSD (Thermal Shut Down) event, automatic retry time depends on the cool off based on thermal hysteresis.
- t4: The external short is removed.
- t5: Device attempts auto retry. But this time, no fault occurs and device continues to keep the output enabled.
- t6: After a fault free operation for a period of t_{CLEAR} is confirmed, nFAULT is de-asserted.
- SPI variant only Fault status remains latched till a CLR_FLT command is issued.

Note that, in the event of an output short to ground causing the high-side OCP fault detection, IPROPI pin will continue to be pulled up to V_{IPROPI_LIM} voltage to indicate this type of short, while the output is disabled. This is especially useful for the HW (H) variant to differentiate the indication of a short to ground fault from the other faults.



6.10.2 Latch setting

Valid for both SPI and HW variants




図 6-11. Fault reaction with Latch setting (shown for OCP occurrence on high-side when OUT is shorted to ground)


Short occurrence and recovery scenario with LATCH setting:

- t1: An external short occurs.
- t2: OCP (Over Current Protection) fault confirmed after t_{OCP}, output disabled, nFAULT asserted low to indicate fault.
- t3: A CLR_FLT command (SPI variant) or nSLEEP RESET Pulse (HW variant) issued by controller. nFAULT is de-asserted and output is enabled. OCP fault is detected again and output is disabled with nFAULT asserted low.
- t4: The external short is removed.
- t5: A CLR_FLT command (SPI variant) or nSLEEP RESET Pulse (HW variant) issued by controller. nFAULT is de-asserted and output is enabled. Normal operation resumes.
- SPI variant only Fault status remains latched till a CLR FLT command is issued.

Note that, in the event of an output short to ground causing the high-side OCP fault detection, IPROPI pin will continue to be pulled up to V_{IPROPI_LIM} voltage to indicate this type of short, while the output is disabled. This is especially useful for the HW (H) variant to differentiate the indication of a short to ground fault from the other faults.




6.11 Typical Characteristics



23



6.11 Typical Characteristics (continued)





7 Detailed Description

7.1 Overview

The DRV824x-Q1 family of devices are brushed DC motor drivers that operate from 4.5 to 35-V supporting a wide range of output load currents for various types of motors and loads. The devices integrate an H-bridge output power stage that can be operated in different control modes set by the MODE function. This allows for driving a single bidirectional brushed DC motor or two unidirectional brushed DC motors. The devices integrate a charge pump regulator to support efficient high-side N-channel MOSFETs with 100% duty cycle operation. The devices operate from a single power supply input (VM) which can be directly connected to a battery or DC voltage supply. The devices also provide a low power mode to minimize current draw during system inactivity.

The devices are available in two interface variants -

- 1. HW variant The hardwired interface variant is available for easy device configuration. Due to the limited number of available pins in the device, this variant offers fewer configuration and fault reporting capabilities compared to the SPI variant.
- 2. SPI variant A standard 4-wire serial peripheral interface (SPI) with daisy chain capability allows flexible device configuration and detailed fault reporting to an external controller. The feature differences of the SPI and HW variants can be found in the device comparison section. The SPI interface is available in two device variant choices, as stated below:
 - a. SPI (S) variant The power supply for the digital block is provided by an internal LDO regulator sourced from the VM supply. The nSLEEP pin is a high-impedance input pin.
 - b. SPI (P) variant This allows for an external supply input to the digital block of the device through a VDD pin. The nSLEEP pin is replaced by this VDD supply pin. This prevents device reset (brown out) during a VM under voltage conditions.

The DRV824x family of devices provide a load current sense output using current mirrors on the high-side power MOSFETs. The IPROPI pin sources a small current that is proportional to the current in the high-side MOSFETs (current sourced out of the OUTx pin). This current can be converted to a proportional voltage using an external resistor (R_{IPROPI}). Additionally, the devices also support a fixed off-time PWM chopping scheme for limiting current to the load. The current regulation level can be configured through the ITRIP function.

A variety of protection features and diagnostic functions are integrated into the device. These include supply voltage monitors (VMOV & VMUV), , off-state (Passive) diagnostics (OLP), on-state (Active) diagnostics (OLA) - SPI variant only, overcurrent protection (OCP) for each power FET and over-temperature shutdown (TSD). Fault conditions are indicated on the nFAULT pin. The SPI variant has additional communication protection features such as frame errors and lock features for configuration register bits and driver control bits.



7.2 Functional Block Diagram

7.2.1 HW Variant




図 7-1. Functional Block Diagram - HW Variant

7.2.2 SPI Variant

There are two variants for the SPI interface - SPI (S) variant and SPI (P) variant as shown below.






図 7-2. Functional Block Diagram - SPI (S) Variant






図 7-3. Functional Block Diagram - SPI (P) Variant

7.3 Feature Description

7.3.1 External Components

セクション 7.3.1.1 and セクション 7.3.1.2 contain the recommended external components for the device.

7.3.1.1 HW Variant

表 7-1. External Components Table for HW Variant

	at a External compensate rabie for the variant						
Component	PIN	Recommendation					
C_{VM1}	VM	0.1 μF, low ESR ceramic capacitor to GND rated for VM					
C _{VM2}	VM	Local bulk capacitor to GND, 10 µF or higher, rated for VM to handle load transients. Refer the section on bulk capacitor sizing.					
R _{IPROPI}	IPROPI	Typically 500 - 5000 Ω 0.063 W resistor to GND, depending on the controller ADC dynamic range. Pin can be shorted to GND if ITRIP and IPROPI function is not needed.					
C _{IPROPI}	IPROPI	Optional 10 - 100nF, 6.3 V capacitor to GND to slow down the ITRIP regulation loop. Refer Over Current Protection (OCP) section.					
R _{nFAULT}	nFAULT	Typically 1K Ω - 10 K Ω , 0.063 W pull-up resistor to controller supply.					
R _{MODE}	MODE	Open or short to GND or 0.063 W 10% resistor to GND depending on setting. Refer MODE table.					
R _{SR}	SR	Open or short to GND or 0.063 W 10% resistor to GND depending on setting. Refer SR section.					
R _{ITRIP}	ITRIP	Open or short to GND or 0.063 W 10% resistor to GND depending on setting. Refer ITRIP table.					
R _{DIAG}	DIAG	Open or short to GND or 0.063 W 10% resistor to GND depending on setting. Refer セクション 7.3.3.4.					

7.3.1.2 SPI Variant

表 7-2. External Components Table for SPI Variant

Component	PIN	Recommendation
C _{VM1}	VM	0.1 μF, low ESR ceramic capacitor to GND rated for VM
C _{VM2}	VM	Local bulk capacitor to GND, 10 µF or higher, rated for VM to handle load transients. Refer to the section on bulk capacitor sizing.
R _{IPROPI}	IPROPI	Typically 500 - 5000 Ω 0.063 W resistor to GND, depending on the controller ADC dynamic range. The pin can be shorted to GND if ITRIP and IPROPI function is not needed.
C _{IPROPI}	IPROPI	Optional 10 - 100nF, 6.3 V capacitor to GND to slow down the ITRIP regulation loop. Refer Over Current Protection (OCP) section.
R _{nFAULT}	nFAULT	Typically $1K\Omega$ - $10~K\Omega$, $0.063~W$ pull-up resistor to controller supply. If nFAULT signaling is not used, this pin can be short to GND or left open.
C _{VDD}	VDD	0.1 μF, 6.3 V, low ESR ceramic capacitor to GND. This is applicable to the SPI (P) variant only.

7.3.2 Bridge Control

The DRV824x-Q1 family of devices provides three separate modes to support different control schemes with the EN/IN1 and PH/IN2 pins. The control mode is selected through the MODE setting. MODE is a **2-level** setting based on the MODE pin for the HW variant or S_MODE bits in the CONFIG3 register for the SPI variant as summarized in 表 7-3:

表 7-3. Mode table

MODE pin	S_MODE bits	Device Mode	Description
R _{LVL1OF4}	2'b00	PH/EN mode	full-bridge mode, EN/IN1 is the PWM input, PH/EN2 is the direction input
R _{LVL2OF4}	2'b01	Reserved	Reserved.
R _{LVL3OF4}	2'b10	Reseverd	Reserved.
R _{LVL4OF4}	2b'11	PWM mode	full-bridge mode where EN/IN1 and PH/IN2 control the PWM respectively depending on the direction

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

29



In the HW variant, the MODE pin is latched during device initialization following power-up or wake-up from sleep. Update during operation is blocked.

In the SPI variant of the device, the mode setting can be changed anytime the SPI communication is available by writing to the S_MODE bits. This change is immediately reflected.

The inputs can accept static or pulse-width modulated (PWM) voltage signals for either 100% or PWM drive modes. The device input pins can be powered before the VM is applied. By default, the nSLEEP and DRVOFF pins have an internal pull-down and pull-up resistor respectively, to ensure the outputs are Hi-Z if no inputs are present. Both the EN/IN1 and PH/IN2 pins also have internal pull down resistors. The sections below show the truth table for each control mode.

The device automatically generates the optimal dead time needed during transitioning between the high-side and low-side FET on the switching half-bridge. This timing is based on internal FET gate-source voltage feedback. No external timing is required. This scheme ensures minimum dead time while guaranteeing no shoot-through current.

注

- 1. The SPI variant also provides additional control through the SPI_IN register bits. Refer to Register Pin control.
- 2. For the SPI (P) variant, ignore the nSLEEP column in the control table as there is no nSLEEP pin. Internally, nSLEEP = 1, always. The control table is valid when VDD > VDD_{POR} level.

7.3.2.1 PH/EN mode

In this mode, the two half-bridges are configured to operate as a full-bridge. EN/IN1 is the PWM input and PH/IN2 is the direction input. For load illustration, refer the セクション 9.1.1.

nSLEEP	DRVOFF	EN/IN1	PH/IN2	OUT1	OUT2	IPROPI	Device State
0	Х	Х	Х	Hi-Z	Hi-Z	No current	SLEEP
1	1	0	0	Hi-Z	Hi-Z	No current	STANDBY
1	1	1	0				
1	1	0	1	Refer Off-state	diagnostics table	No current	STANDBY
1	1	1	1				
1	0	0	Х	Н	Н	ISNS1 or ISNS2 ⁽¹⁾	ACTIVE
1	0	1	0	L ⁽²⁾	Н	ISNS2	ACTIVE
1	0	1	1	Н	L ⁽²⁾	ISNS1	ACTIVE

表 7-4. Control table - PH/EN mode

- (1) Current sourcing out of the device (VM \rightarrow OUTx \rightarrow Load)
- (2) If internal ITRIP regulation is enabled and ITRIP level is reached, then OUTx is forced "H" for a fixed time

7.3.2.2 PWM mode

In this mode, the two half-bridges are configured to operate as a full-bridge. EN/IN1 provides the PWM input in one direction, while PH/IN2 provides the PWM in the other direction. For load illustration, refer the セクション 9.1.1.

nSLEEP DRVOFF EN/IN1 PH/IN2 OUT1 OUT2 **IPROPI Device State** Х Χ Hi-Z Hi-Z No current **SLEEP** 1 1 0 0 Hi-Z Hi-Z No current **STANDBY** STANDBY 1 1 0 No current 1 1 0 1 No current STANDBY Refer Off-state diagnostics table 1 1 1 1 No current **STANDBY**

表 7-5. Control table - PWM mode

Instruments

表 7-5. Contro	table - PWM	mode (続き)
---------------	-------------	-----------

nSLEEP	DRVOFF	EN/IN1	PH/IN2	OUT1	OUT2	IPROPI	Device State
1	0	0	0	Н	Н	ISNS1 or ISNS2 ⁽¹⁾	ACTIVE
1	0	0	1	L(2)	Н	ISNS2	ACTIVE
1	0	1	0	Н	L ⁽²⁾	ISNS1	ACTIVE
1	0	1	1	Hi-Z	Hi-Z	No current	STANDBY

- Current sourcing out of device (VM → OUTx → Load)
- If internal ITRIP regulation is enabled and ITRIP level is reached, then OUTx is forced "H" for a fixed time

For the SPI variant, by setting the PWM EXTEND bit in the CONFIG2 register, there are additional Hi-Z states that are possible, when a forward ([EN/IN1 PH/IN2] = [1 0]) or reverse ([EN/IN1 PH/IN2] = [0 1]) command is followed by a Hi-Z command ([EN/IN1 PH/IN2] = [1 1]). In this condition of Hi-Z (coasting), only the half-bridge involved with the PWM is Hi-Z, while the HS FET on the other half-bridge is kept ON. The determination on which half-bridge to Hi-Z is made based on the previous cycle. This is summarized in 表 7-6.

表 7-6. PWM EXTEND table (PWM EXTEND bit = 1'b1)

PREVIOUS STATE		CURRENT STATE			Device State Transition	
OUT1	OUT2	OUT1	OUT2	IPROPI	Device State Transition	
Hi-Z	Hi-Z	Hi-Z	Hi-Z	No current	Remains in STANDBY, no change	
Н	Н	Hi-Z	Hi-Z	No current	ACTIVE to STANDBY	
L	Н	Hi-Z	Н	ISNS2	ACTIVE to STANDBY	
Н	L	Н	Hi-Z	ISNS1	ACTIVE to STANDBY	

7.3.2.3 Register - Pin Control - SPI Variant Only

The SPI variant allows control of the bridge through the specific register bits, S_DRVOFF, S_DRVOFF2, S_EN_IN1, S_PH_IN2 in the SPI_IN register, provided the SPI_IN register has been unlocked. The user can unlock this register by writing the right combination to the SPI IN LOCK bits in the COMMAND register.

Additionally, the user can configure between an AND / OR logic combination of each of external input pin with their equivalent register bit in the SPI IN register. This logical configuration is done through the equivalent selects bits in the CONFIG4 register:

DRVOFF SEL, EN IN1 SEL and PH IN2 SEL

The control of the output is similar to the truth tables described in the section before, but with these logically combined inputs. These combined inputs are listed as follows:

- Combined input = Pin input **OR** equivalent SPI IN register bit, if equivalent CONFIG4 select bit = 1'b0
- Combined input = Pin input AND equivalent SPI IN register bit, if equivalent CONFIG4 select bit = 1'b1

Note that external nSLEEP pin is still needed for sleep function.

This logical combination offers more configurability to the user as shown in the table below.

表 7-7. Register - Pin Control Examples

Example	CONFIG4: xxx_SEL Bit	PIN status	SPI_IN Bit Status	Comment
DRVOFF as redundant shutoff	DRVOFF_SEL = 1'b0	DRVOFF active	S_DRVOFF active	Either DRVOFF pin = 1 or S_DRVOFF bit = 1 will shutoff the output
Pin only control	DRVOFF_SEL = 1'b1	DRVOFF active	S_DRVOFF = 1'b1	Only DRVOFF pin function is available
Register only control	PH_IN2_SEL bit = 1' b0	PH/IN2 - short to GND or float	S_PH_IN2 active	PH (direction) will be controlled by the register bit alone

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

31



7.3.3 Device Configuration

This section describes the various device configurations to enable the user to configure the device to suit their use case.

7.3.3.1 Slew Rate (SR)

The SR pin (HW variant) or S_SR bits in the CONFIG3 register (SPI variant) determines the voltage slew rate of the driver output. This enables the user to optimize the PWM switching losses while meeting the EM conformance requirements. For the HW variant, SR is a **6-level setting**, while the SPI variant has 8 settings. For an inductive load, the slew rate control of the device depends on whether the recirculation path is through the high-side path to VM or through the low-side path to GND. Refer to the switching parameters table for in the Electrical Characteristics section for the slew rate range and values.

注

The SPI variant also offers an **optional** spread spectrum clocking (SSC) feature that spreads the internal oscillator frequency +/- 12% around its mean with a period triangular function of ~1.3 MHz to reduce emissions at higher frequencies. There is **no** spread spectrum clocking (SSC) feature in the HW variant.

In the HW variant, the SR pin is **latched** during device initialization following power-up or wake-up from sleep. Update during operation is blocked.

In the SPI variant, the slew rate setting can be changed at any time when SPI communication is available by writing to the S SR bits. This change is immediately reflected.

7.3.3.2 IPROPI

The device integrates a current sensing feature with a proportional analog current output on the IPROPI pin that can be used for load current regulation. This eliminates the need of an external sense resistor or sense circuitry reducing system size, cost, and complexity.

The device senses the load current by using a shunt-less high-side current mirror topology. This way the device can only sense an uni-directional high-side current from $VM \rightarrow OUTx \rightarrow Load$ through the high-side FET when it is fully turned ON (linear mode). The IPROPI pin outputs an analog current proportional to this sensed current scaled by A_{IPROPI} as follows:

 $I_{IPROPI} = (I_{HS1} + I_{HS2}) / A_{IPROPI}$

The IPROPI pin must be connected to an external resistor (R_{IPROPI}) to ground in order to generate a proportional voltage V_{IPROPI} . This allows for the load current to be measured as a voltage-drop across the R_{IPROPI} resistor with an analog to digital converter (ADC). The R_{IPROPI} resistor can be sized based on the expected load current in the application so that the full range of the controller ADC is utilized.

The current expressed on IPROPI is the sum of the currents flowing out of the OUTx pins from VM. This implies that in full-bridge operation using PWM or PH/EN mode, the current expressed on IPROPI pin is always from one of the half-bridges that is sourcing the current from VM to the load.

7.3.3.3 ITRIP Regulation

The device offers an optional internal load current regulation feature using fixed TOFF time method. This is done by comparing the voltage on the IPROPI pin against a reference voltage determined by ITRIP setting. TOFF time is fixed at 30 µsec for HW variant, while it is configurable between or 20 to 50 µsec for the SPI variant using TOFF SEL bits in the CONFIG3 register.

The ITRIP regulation, when enabled, comes into action only when the HS FET is enabled and current sensing is possible. In this scenario, when the voltage on the IPROPI pin exceeds the reference voltage set by the ITRIP setting, the internal current regulation loop forces the following action:

In PH/EN or PWM mode, OUT1 = H, OUT2 = H (high-side recirculation) for the fixed TOFF time

Cycle skipping: Due to minimum duty cycle limitations (especially at low slew rate settings and high VM), load current will contine to increase even with ITRIP regulation. In order to prevent this current walk away, a cycle skipping scheme is implemented, where, if IOUT sensed is still greater than ITRIP at the end of TOFF time, then the recirculation time is extended by an additional TOFF period. This recirculation time addition will continue till IOUT sensed is less than ITRIP at the end of the TOFF period.

注

The user inputs always takes **precedence** over the internal control. That means that if the inputs change during the TOFF time, the remainder of the TOFF time is ignored and the outputs will follow the inputs as commanded.




図 7-4. ITRIP Implementation

Current limit is set by the following equation:

ITRIP regulation level = (V_{ITRIP} / R_{IPROPI}) X A_{IPROPI}

Vout

Vout

EN/IN1

PH/IN2

図 7-5. Fixed TOFF ITRIP Current Regulation

E.g. PH/EN mode

The ITRIP comparator output (ITRIP_CMP) is ignored during output slewing to avoid false triggering of the comparator output due to current spikes from the load capacitance.

ITRIP is a **6-level setting** for the HW variant. The SPI variant offers two more settings. This is summarized in the table below:

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

33



表 7-8. ITRIP Table

ITRIP Pin	S_ITRIP Register Bits	V _{ITRIP} [V]
R _{LVL10F6}	3'b000	Regulation Disabled
R _{LVL2OF6}	3'b001	1.18
Not available	3'b010	1.41
Not available	3'b011	1.65
R _{LVL3OF6}	3'b100	1.98
R _{LVL4OF6}	3'b101	2.31
R _{LVL5OF6}	3'b110	2.64
R _{LVL6OF6}	3'b111	2.97

In the HW variant of the device, the ITRIP pin changes are transparent and changes are reflected immediately.

In the SPI variant of the device, the ITRIP setting can be changed at any time when SPI communication is available by writing to the S ITRIP bits. This change is immediately reflected in the device behavior.

SPI variant only - If the ITRIP regulation levels are reached, the ITRIP_CMP bit in the STATUS1 register is set. There is no nFAULT pin indication. This bit can be cleared with a CLR FLT command.

注

If the application requires a linear ITRIP control with multiple steps beyond the choices provided by the device, an external DAC can be used to force the voltage on the bottom side of the IPROPI resistor, instead of terminating it to GND. With this modification, the ITRIP current can be controlled by the external DAC setting as follows:

ITRIP regulation level =
$$[(V_{ITRIP} - V_{DAC}) / R_{IPROPI}] X A_{IPROPI}$$
 (3)

7.3.3.4 DIAG

The DIAG is a pin (HW variant) or register (SPI variant) setting that is used in both ACTIVE and STANDBY operation of the device, as follows:

- STANDBY state
 - In PH/EN or PWM modes: Enable or disable Off-state diagnostics (OLP).
 - Enable or disable Off-state diagnostics (OLP), as well as select the OLP combinations when enabled.
 Refer to the tables in the Off-state diagnostics (OLP) section for details on this.
 - Selects if nSLEEP/ACK pulse is required for wake-up from STANDBY
- ACTIVE state
 - Mask ITRIP regulation function if the load type is indicated as high-side load.
 - HW variant only Configure device wake-up and fault reaction between retry and latch settings

7.3.3.4.1 HW variant

For the HW variant, the DIAG pin is a **6-level setting**. Depending on the mode, its configurations are summarized in the table below.

表 7-9. DIAG table for the HW variant, PH/EN or PWM mode

DIAG pin	STANDBY state	STANDBY state	ACTIVE state
DIAG PIII	Off-state diagnostics	nSLEEP wake pulse	Fault Reaction
R _{LVL1OF6}	Disabled	not required	Retry
R _{LVL5OF6}	Disabled	required	Latch
All other levels	Enabled ⁽¹⁾	required	Latch

(1) Refer to the tables in the セクション 7.3.4.3 section for combination details

In the HW variant, the DIAG pin is **latched** during device initialization following power-up or wake-up from sleep. Update during operation is blocked.

7.3.3.4.2 SPI variant

For the SPI variant, S_DIAG is a 2-bit setting in the CONFIG2 register. Depending on the mode, its configurations are summarized in the table below.

表 7-10. DIAG table for the SPI variant, PH/EN or PWM mode

S_DIAG bits	STANDBY state	ACTIVE state
	Off-state diagnostics	On-state diagnostics
2'b00	Disabled	Available
2'b01, 2'b10, 2'b11	Enabled ⁽¹⁾	Available

In the SPI variant of the device, the settings can be changed anytime when SPI communication is available by writing to the S_DIAG bits. This change is immediately reflected.

7.3.4 Protection and Diagnostics

The driver is protected against over-current and over-temperature events to ensure device robustness. Additionally, the device also offers load monitoring (on-state and off-state), over/ under voltage monitoring on VM pin to signal any unexpected voltage conditions. Fault signaling is done through a low-side open drain nFAULT pin which gets pulled to GND by Infault_PD current on detection of a fault condition. Transition to SLEEP state automatically de-asserts nFAULT.

注

In the SPI variant, nFAULT pin logic level is the inverted copy of the FAULT bit in the FAULT SUMMARY register. Only exception is when off-state diagnostics are enabled and SPI_IN register is locked (Refer OLP section).

For the SPI variant, whenever nFAULT is asserted low, the device logs the fault into the FAULT SUMMARY and STATUS registers. These registers can be cleared only by

- · CLR FLT command or
- SLEEP command through the nSLEEP pin

It is possible to get all the useful diagnostic information for periodic software monitoring in a single 16 bit SPI frame by:

- Reading the STATUS1 register during ACTIVE state
- Reading the STATUS2 register during STANDBY state

All the diagnosable fault events can be uniquely identified by reading the STATUS registers.

7.3.4.1 Over Current Protection (OCP)

- Device state: ACTIVE
- Mechanism & thresholds: An analog current limit circuit on each MOSFET limits the peak current out of the
 device even in hard short circuit events. If the output current exceeds the overcurrent threshold, I_{OCP}, for
 longer than t_{OCP}, then an over current fault is detected.
- Action:
 - nFAULT pin is asserted low
 - Reaction is based on mode selection:
 - PH/EN or PWM mode Both OUTx is Hi-Z
 - For a short to GND fault (over current detected on the high-side FET), the IPROPI pin continues to be pulled up to V_{IPROPI LIM} even if the FET has been disabled. For the HW variant, this helps differentiate a

Product Folder Links: DRV8242-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

35



short to GND fault during ACTIVE state from other fault types, as the IPROPI pin is pulled high while the nFAULT pin is asserted low.

- Reaction configurable between latch setting and retry setting based on t_{RETRY} and t_{CLEAR}
- User can add a capacitor in the range of 10 nF to 100 nF on the IPROPI pin to ensure OCP detection in case
 of a load short condition when internal ITRIP regulation is enabled. This is especially true where there is
 enough inductance in the short that causes ITRIP regulation to trigger ahead of the OCP detection, resulting
 in the device missing the short detection. To ensure that OCP detection wins this race condition, a small
 capacitance added on the IPROPI pin slows down the ITRIP regulation loop enough to allow the OCP
 detection circuit to work as intended.

The SPI variant offers configurable I_{OCP} levels and t_{OCP} filter times. Refer CONFIG4 register for these settings.

7.3.4.2 Over Temperature Protection (TSD)

- Device state: STANDBY, ACTIVE
- Mechanism & thresholds: The device has several temperature sensors spread around the die. If any of the sensors detect an over temperature event, set by T_{TSD} for a time greater than t_{TSD}, then an over temperature fault is detected.
- · Action:
 - nFAULT pin is asserted low
 - Both OUTx is Hi-Z
 - IPROPI pin is Hi-Z
- Reaction configurable between latch setting and retry setting based on T_{HYS} and t_{CLEAR TSD}

7.3.4.3 Off-State Diagnostics (OLP)

The user can determine the impedance on the OUTx node using off-state diagnostics in the STANDBY state when the power FETs are off. With this diagnostics, it is possible to detect the following fault conditions passively in the STANDBY state:

- Output short to VM or GND < 100 Ω
- Open load > 1K Ω for full-bridge load

注

It is NOT possible to detect a **load short** with this diagnostic. However, the user can deduce this logically if an over current fault (OCP) occurs during ACTIVE operation, but OLP diagnostics do not report any fault in the STANDBY state. Occurrence of both OCP in the ACTIVE state and OLP in the STANDBY state would imply a terminal short (short on OUT node).

- The user can configure the following combinations
 - Internal pull up resistor (R_{OLP PU}) on OUTx
 - Internal pull down resistor (R_{OLP PD}) on OUTx
 - Comparator reference level
 - Comparator input selection (OUT1 or OUT2)
- This combination is determined by the controller inputs (pins only for the HW variant) or equivalent bits in the SPI_IN register for the SPI variant if the SPI_IN register has been unlocked.
- HW variant When off-state diagnostics are enabled, comparator output (OLP_CMP) is available on nFAULT pin.
- SPI variant The off-state diagnostics comparator output (OLP_CMP) is available on OLP_CMP bit in STATUS2 register. Additionally, if the SPI_IN register has been locked, this comparator output is also available on the nFAULT pin when off-state diagnostics are enabled.
- The user is expected to toggle through all the combinations and record the comparator output after its output is settled.
- Based on the input combinations and comparator output, the user can determine if there is a fault on the output.

Copyright © 2024 Texas Instruments Incorporated




図 7-6. Off-State Diagnostics for full-bridge Load (PH/EN or PWM Mode)

The OLP combinations and truth table for a no fault scenario vs. fault scenario for a full-bridge load in PH/EN or PWM modes is shown in 表 7-11.

	User Inputs OLP Set-Up						OLP CMP Output				
nSLEEP	DRVOFF	EN/IN1	PH/IN2	OUT1	OUT2	CMP REF	Output selected	Normal	Open	GND Short	VM Short
1	1	1	0	R _{OLP_PU}	R _{OLP_PD}	V _{OLP_REFH}	OUT1	L	Н	L	н
1	1	0	1	R _{OLP_PU}	R _{OLP_PD}	V _{OLP_REFL}	OUT2	Н	L	L	Н
1	1	1	1	R _{OLP_PD}	R _{OLP_PU}	V _{OLP_REFL}	OUT2	Н	Н	L	н

表 7-11. Off-State Diagnostics Table - PH/EN or PWM Mode (full-bridge)

7.3.4.4 On-State Diagnostics (OLA) - SPI Variant Only

- Device state: ACTIVE high-side recirculation
- Mechanism and threshold: On-state diagnostics (OLA) can detect an open load detection in the ACTIVE state during high-side recirculation. This includes high-side load connected directly to VM or through a high-side FET on the other half-bridge. During a PWM switching transition, the inductive load current re-circulates into VM through the HS body diode when the LS FET is turned OFF. The device looks for a voltage spike on OUTx above VM during the brief dead time, before the HS FET is turned ON. To observe the voltage spike, this load current needs to be higher than the pull down current (I_{PD_OLA}) on the output asserted by the FET driver. Device has configurable bit OLA_FLTR (CONFIG2) for either "16" or "1024" consecutive re-circulation switching cycles with absence of this voltage spike to indicate a loss of load inductance or increase in load resistance and is detected as an OLA fault.

Product Folder Links: DRV8242-Q1

- Action:
 - nFAULT pin is asserted low
 - Output normal function maintained
 - IPROPI pin normal function maintained

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

37



- Reaction configurable between latch setting and retry setting. In retry setting, OLA fault is automatically cleared with the detection of either "16" or "1024" consecutive voltage spikes during re-circulation switching cycles.
- OLA Fault Behavior during direction change:
 - Retry mode If an open load condition is detected on OUTx, OLAx bit is set if condition persists for longer than the filter time. OLAx filter is cleared on direction change.
 - Latch mode If an open load condition is detected on OUTx, OLAx is set if condition persists for longer than the filter time. OLAx remains latched until a CLR_FLT command is issued. OLAx filter is cleared on direction change.
- OLA Fault Behavior during CLR FLT command:
 - Retry mode CLR FLT command is not used.
 - Latch mode If an open load condition is detected on OUT1, OLA1 is set if condition persists for longer than the filter time. OLAx remains latched until a CLR_FLT command is issued, which is cleared regardless of open load condition. If the condition does exist, OLA fault will be reported again after the filter time.

This monitoring is optional and can be disabled.




図 7-7. On-State Diagnostics

7.3.4.5 VM Over Voltage Monitor

- Device state: STANDBY, ACTIVE
- Mechanism & thresholds: If the supply voltage on the VM pin exceeds the threshold, set by V_{VMOV} for a time
 greater than t_{VMOV}, then an VM over voltage fault is detected.
- · Action:
 - nFAULT pin is asserted low
 - Output normal function maintained
 - IPROPI pin normal function maintained
- · Reaction configurable between retry and latch setting

In the SPI variant, this monitoring is optional and can be disabled. Also the thresholds are configurable. Refer CONFIG1 register.

7.3.4.6 VM Under Voltage Monitor

- Device state: STANDBY, ACTIVE
- Mechanism & thresholds: If the supply voltage on the VM pin drops below the threshold, set by V_{VMUV} for a time greater than t_{VMUV}, then an VM under voltage fault is detected.
- · Action:

Copyright © 2024 Texas Instruments Incorporated

- nFAULT pin is asserted low
- Both OUTx is Hi-Z
- IPROPI pin is Hi-Z
- HW and SPI (S) variant: Reaction fixed to retry setting
- Only for SPI (P) variant: Reaction configurable between retry and latch setting
- Note that retry time is only dependent on recovery of VM under voltage condition and is independent of t_{RFTRY} / t_{CLFAR} times

7.3.4.7 Power On Reset (POR)

- Device state: ALL
- Mechanism & thresholds: If logic supply drops below VM_{POR FALL} for a time greater than t_{POR}, then a power on reset will occur that will hard reset the device.
- Action:
 - nFAULT pin is de-asserted
 - Both OUTx is Hi-Z
 - IPROPI pin is Hi-Z.
 - When this supply recovers above the VDD_{POR RISE} level, the device will go through a wake-up initialization and nFAULT pin will be asserted low to notify the user on this reset (Refer Wake-up transients).
- HW and SPI (S) variant: These thresholds translate to VM_{POR FALL} and VM_{POR RISE} as the logic supply is internally derived from the VM supply
- Only for SPI (P) variant: These thresholds directly map to the VDD pin voltage (VDD_{POR FALL} and VDD_{POR RISE})
- Fault reaction: Always retry, retry time depends on the external supply condition to initiate a device wake-up

7.3.4.8 Event Priority

In the ACTIVE state, in a scenario where two or more events occur simultaneously, the device assigns control of the driver based on the following priority table.

表 7-12. Event Priority Table

Event	Priority
User SLEEP command	1
User input: DRVOFF	2
Over temperature detection (TSD)	3
Over current detection (OCP) ⁽¹⁾	4
VM under voltage detection (VMUV)	5
User input: EN/IN1 and/or PH/IN2	6
Internal PWM control from ITRIP regulation	7
VM over voltage detection (VMOV) ⁽²⁾	8
On-state fault detection (OLA - SPI variant only) ⁽²⁾	9

⁽¹⁾ If the device is waiting for an OCP event to be confirmed (waiting for t_{OCP}) when any of events with lower priority than OCP occur, then the device may delay servicing the other events up to a maximum time of t_{OCP} to enable detection of the OCP event.

Product Folder Links: DRV8242-Q1

7.4 Device Functional States

The device has three functional states:

- SLEEP
- **STANDBY**
- ACTIVE

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

39

Priority is "don't care" in this case as this fault event does not cause a change in OUTx






図 7-8. Illustrative State Diagram

These states are described in the following section.

7.4.1 SLEEP State

This state occurs when nSLEEP pin is asserted low for a time > t_{SLEEP} or voltage on the VDD pin is < $VDD_{POR\ FALL}$.

This is the deep sleep low power (I_{SLEEP}) state of the device where all functions except a wake-up command are not serviced. The drivers are in Hi-Z. The internal power supply rails (5 V and others) are powered off. nFAULT pin is de-asserted in this state. The device can enter this state from either the STANDBY or the ACTIVE state, when the nSLEEP pin is asserted low for time longer than t_{SLEEP} (HW variant) or for t_{SLEEP} SPI (SPI (S) variant).

7.4.2 STANDBY State

The device is in this state when nSLEEP pin is asserted high or the voltage on the VDD pin is > VDD_{POR_RISE} with DRVOFF = 1'b0 for all modes and additionally, in PWM mode when both IN1/EN & IN2/PH are 1'b1. In this state, the device is powered up (I_{STANDBY}), with the driver Hi-Z and nFAULT de-asserted. The device is ready to transition to ACTIVE state or SLEEP state when commanded so. Off-state diagnostics (OLP), if enabled, are done in this state.

7.4.3 Wake-up to STANDBY State

The device starts transition from SLEEP state to STANDBY state

- if the nSLEEP pin goes high for a duration longer than t_{WAKE}, or
- if VM supply > VM_{POR_RISE} or VDD supply > VDD_{POR_RISE} such that internal POR is released to indicate a
 power-up.

The device goes through an initialization sequence to load its internal registers and wake-up all the blocks in the following sequence:

- At a certain time, t_{COM} from wake-up, the device is capable of communication. This is indicated by asserting
 the nFAULT pin low.
- This is followed by the time t_{READY}, when the device wake-up is complete.
- At this point, once the device receives a nSLEEP reset de-assertion or pulse (HW variant), or a CLR FAULT
 command through SPI (SPI variant) as an acknowledgment of the wake-up from the controller, the device
 enters the STANDBY state. This is indicated by the de-assertion of the nFAULT pin. The driver is held in Hi-Z
 till this point.
- From here on, the device is ready to drive the bridge based on the truth tables for the specific mode configured.

Copyright © 2024 Texas Instruments Incorporated

Refer to the wake-up transients waveforms for the illustration.

7.4.4 ACTIVE State

The device is fully functional in this state with the drivers controlled by other inputs as described in prior sections. All protection features are fully functional with fault signaling on nFAULT pin. SPI communication is available. The device can transition into this state only from the STANDBY state.

7.4.5 nSLEEP Reset Pulse (HW Variant, LATCHED setting Only)

This is a special communication signal from the controller to the device through the nSLEEP pin available only for the HW variant. This is used to:

- Acknowledge the nFAULT asserted during the SLEEP/ Power up transition to STANDBY state
- Clear a latched fault when the fault reaction is configured to the LATCHED setting, without forcing the device into SLEEP or affecting any of the other functions (Equivalent to the CLR_FAULT command in the SPI variant)

This pulse on nSLEEP must be greater than the nSLEEP deglitch time of t_{RESET} time, but shorter than t_{SLEEP} time, as shown in case # 3, in \gtrsim 7-13 below.

	2X 1-13. 1131	LLLF Tilling (TIVV Varial	it, LATCHED setting Offi	y <i>)</i>		
Case #	Window Start Time	Window End Time	Command Interpretation			
Case #	Willdow Start Time	Willidow Elia Tillie	Clear Fault	Sleep		
1	0	t _{RESET} min	No	No		
2	t _{RESET} min	t _{RESET} max	Indeterminate	No		
3	t _{RESET} max	t _{SLEEP} min	Yes	No		
4	t _{SLEEP} min	t _{SLEEP} max	Yes	Indeterminate		
5	t _{SLEEP} max	No limit	Yes	Yes		

表 7-13. nSLEEP Timing (HW Variant, LATCHED setting Only)




図 7-9. nSLEEP Pulse Scenarios

41

7.5 Programming - SPI Variant Only

7.5.1 SPI Interface

The SPI variant has full-duplex, 4-wire synchronous communication that is used to set device configurations, operating parameters, and read out diagnostic information from the device. The SPI operates in peripheral mode and connects to a controller. The serial data input (SDI) word consists of a 16-bit word, with an 8-bit command (A1), followed by 8-bit data (D1). The serial data output (SDO) word consists of the FAULT_SUMMARY byte (S1), followed by a report byte (R1). The report byte is either the register data being accessed by read command or null for a write command. The data sequence between the MCU and the SPI peripheral driver is shown in \boxtimes 7-10.




図 7-10. SPI Data - Standard "16-bit" Frame

A valid frame must meet the following conditions:

- SCLK pin should be low when the nSCS pin transitions from high to low and from low to high.
- nSCS pin should be pulled high between words.
- When nSCS pin is pulled high, any signals at the SCLK and SDI pins are ignored and the SDO pin is placed in the Hi-Z state.
- Data on SDO from the device is propagated on the rising edge of SCLK, while data on SDI is captured by the device on the subsequent falling edge of SCLK.
- The most significant bit (MSB) is shifted in and out first.
- A full 16 SCLK cycles must occur for a valid transaction for a standard frame, or alternately, for a daisy chain frame with "n" number of peripheral devices, 16 + (n x 16) SCLK cycles must occur for a valid transaction. Else, a frame error (SPI_ERR) is reported and the data is ignored if it is a WRITE operation.

7.5.2 Standard Frame

The SDI input data word is 2 bytes long and consists of the following format:

- Command byte (first byte)
 - MSB bit indicates frame type (bit B15 = 0 for standard frame).
 - Next to MSB bit, W0, indicates read or write operation (bit B14, write = 0, read = 1)
 - Followed by 6 address bits, A[5:0] (bits B13 through B8)
- Data byte (second byte)
 - Second byte indicates data, D[7:0] (bits B7 through B0). For a read operation, these bits are typically set to null values, while for a write operation, these bits have the data value for the addressed register.

Command Byte Data Byte B15 B14 B13 B12 B11 B10 **B9 B8 B7 B6** В5 R4 **B3** B2 B0 Bit **B1** Data 0 W0 A5 A4 A2 A0 D7 D6 D5 D4 D3 D2 D1 D0

表 7-14. SDI - Standard Frame Format

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLVSGY7

The SDO output data word is 2 bytes long and consists of the following format:


- Status byte (first byte)
 - 2 MSB bits are forced high (B15, B14 = 1)
 - Following 6 bits are from the FAULT SUMMARY register (B13:B8)
- Report byte (second byte)
 - The second byte (B7:B0) is either the data currently in the register being read for a read operation (W0 = 1), or, existing data in the register being written to for a write command (W0 = 0)

耒	7_15	SDO -	Standard	Framo	Format
नष	7-10.	3DU -	Stanuaru	rrame	rormat

	Status Byte							Report Byte								
Bit	B15	B14	B13	B12	B11	B10	В9	B8	В7	B6	B5	B4	В3	B2	B1	В0
Data	1	1	FAULT	VMOV	VMUV	OCP	TSD	SPI_E RR	D7	D6	D5	D4	D3	D2	D1	D0

7.5.3 SPI Interface for Multiple Peripherals

Multiple devices can be connected to the controller with and without the daisy chain. For connecting a 'n' number of devices to a controller without using a daisy chain, 'n' number of I/O resources from controller has to utilized for nSCS pins as shown in \boxtimes 7-11. Whereas, if the daisy chain configuration is used, then a single nSCS line can be used for connecting multiple devices. \boxtimes 7-12








図 7-12. SPI Operation With Daisy Chain

43

7.5.3.1 Daisy Chain Frame for Multiple Peripherals

The device can be connected in a daisy chain configuration to save GPIO ports when multiple devices are communicating to the same MCU. ☒ 7-13 shows the topology with waveforms, where, number of peripherals connected in a daisy chain "n" is set to 3. A maximum of up to 63 devices can be connected in this manner.




図 7-13. Daisy Chain SPI Operation

The SDI sent by the controller in this case would be in the following format (see SDI1 in Z 7-13):

- · 2 bytes of header (HDR1, HDR2)
- "n" bytes of command byte starting with furthest peripheral in the chain (for this example, this is A3, A2, A1)
- "n" bytes of data byte starting with furthest peripheral in the chain (for this example, this is D3, D2, D1)
- Total of 2 x "n" + 2 bytes

While the data is being transmitted through the chain, the controller receives it in the following format (see SDO3 in \boxtimes 7-13):

- 3 bytes of status byte starting with furthest peripheral in the chain (for this example, this is S3, S2, S1)
- 2 bytes of header that were transmitted before (HDR1, HDR2)

3 bytes of report byte starting with furthest peripheral in the chain (for this example, this is R3, R2, R1)

The Header bytes are special bytes asserted at the beginning of a daisy chain SPI communication. Header bytes must start with 1 and 0 for the two leading bits.

The first header byte (HDR1) contains information of the total number of peripheral devices in the daisy chain. N5 through N0 are 6 bits dedicated to show the number of device in the chain as shown in ☑ 7-14. Up to 63 devices can be connected in series per daisy chain connection. Number of peripheral = 0 is not permitted and will result in a SPI ERR flag.

The second header byte (HDR2) contains a global CLR FAULT command that will clear the fault registers of all the devices on the rising edge of the chip select (nSCS) signal. The 5 trailing bits of the HDR2 register are marked as SPARE (don't care bits). These can be used by the MCU to determine integrity of the daisy chain connection.




図 7-14. Header bytes

In addition, the device recognizes bytes that start with 1 and 1 for the two leading bits as a "pass" byte. These "pass" bytes are NOT processed by the device, but they are simply transmitted out on SDO in the following byte.

When data passes through a device, it determines the position of itself in the chain by counting the number of Status bytes it receives following by the first Header byte. For example, in this 3 device configuration, device 2 in the chain will receive two status bytes before receiving the two header bytes.

From the two status bytes it knows that its position is second in the chain, and from HDR2 byte it knows how many devices are connected in the chain. That way it only loads the relevant address and data byte in its buffer and bypasses the other bits. This protocol allows for faster communication without adding latency to the system for up to 63 devices in the chain.

The command, data, status and report bytes remain the same as described in the standard frame format.

English Data Sheet: SLVSGY7



8 Register Map - SPI Variant Only

This section describes the user configurable registers in the device.

注

While the device allows register writes at any time SPI communication is available, it is recommended to exercise caution while updating registers in the ACTIVE state while the load is being driven. This is especially important for settings such as S_MODE and S_DIAG which control the critical device configuration. In order to prevent accidental register writes, the device offers a locking mechanism through the REG_LOCK bits in the COMMAND register to lock the contents of all configurable registers. Best practice would be to write all the configurable registers during initialization and then lock these settings. Run-time register writes for output control are handled by the SPI_IN register, which offers its own separate locking mechanism through the SPI_IN_LOCK bits.

8.1 User Registers

The following table lists all the registers that can be accessed by the user. All register addresses NOT listed in this table should be considered as "reserved" locations and access is blocked to this space. Accessing them will cause a SPI_ERR.

表 8-1. User Registers

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Type (2)	Addr
DEVICE_ID	DEV_ID[5]	DEV_ID[4]	DEV_ID[3]	DEV_ID[2]	DEV_ID[1]	DEV_ID[0]	REV_ID[1]	REV_ID[0]	R	00h
FAULT_SUMMARY	SPI_ERR ⁽³⁾	POR	FAULT	VMOV	VMUV	OCP	TSD	OLA (3)	R	01h
STATUS1	OLA1	OLA2	ITRIP_CMP	ACTIVE	OCP_H1	OCP_L1	OCP_H2	OCP_L2	R	02h
STATUS2	DRVOFF_STAT	N/A ⁽⁴⁾	N/A ⁽⁴⁾	ACTIVE	N/A ⁽⁴⁾	N/A ⁽⁴⁾	N/A ⁽⁴⁾	OLP_CMP	R	03h
COMMAND	CLR_FLT	N/A ⁽⁴⁾	N/A ⁽⁴⁾	SPI_IN_LOCK[1]	SPI_IN_LOCK[0]	N/A ⁽⁴⁾	REG_LOCK[1]	REG_LOCK[0] (1)	R/W	08h
SPI_IN	N/A ⁽⁴⁾	N/A ⁽⁴⁾	N/A ⁽⁴⁾	N/A ⁽⁴⁾	S_DRVOFF (1)	S_DRVOFF2 (1)	S_EN_IN1	S_PH_IN2	R/W	09h
CONFIG1	EN_OLA	VMOV_SEL[1]	VMOV_SEL[0]	SSC_DIS ⁽¹⁾	OCP_RETRY	TSD_RETRY	VMOV_RETRY	OLA_RETRY	R/W	0Ah
CONFIG2	PWM_EXTEND	S_DIAG[1]	S_DIAG[0]	N/A ⁽⁴⁾	OLA_FLTR	S_ITRIP[2]	S_ITRIP[1]	S_ITRIP[0]	R/W	0Bh
CONFIG3	TOFF[1]	TOFF[0] (1)	N/A ⁽⁴⁾	S_SR[2]	S_SR[1]	S_SR[0]	S_MODE[1]	S_MODE[0]	R/W	0Ch
CONFIG4	TOCP_SEL[1]	TOCP_SEL[0]	N/A ⁽⁴⁾	OCP_SEL[1]	OCP_SEL[0]	DRVOFF_SEL ⁽¹⁾	EN_IN1_SEL	PH_IN2_SEL	R/W	0Dh

⁽¹⁾ Defaulted to 1b on reset, others are defaulted to 0b on reset

47

²⁾ R = Read Only, R/W = Read/Write

⁽³⁾ OLA replaced by SPI ERR in the first SDO byte response, common to all SPI frames. Refer SDO - Standard frame format.

⁽⁴⁾ N/A = Not available (read back of this bit will be 0b)



8.1.1 DEVICE_ID register (Address = 00h)

Return to the User Register table.

Device	DEVICE_ID value
DRV8242S-Q1	20h
DRV8243S-Q1	32h
DRV8244S-Q1	42h
DRV8245S-Q1	52h
DRV8242P-Q1	24h
DRV8243P-Q1	36h
DRV8244P-Q1	46h
DRV8245P-Q1	56h

8.1.2 FAULT_SUMMARY Register (Address = 01h) [reset = 40h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description
7	SPI_ERR	R	0b	1b indicates that a SPI communication fault has occurred in the previous SPI frame.
6	POR	R	1b	1b indicates that a power-on-reset has been detected.
5	FAULT	R	0b	Logic OR of SPI_ERR, POR, VMOV, VMUV, OCP, TSD
4	VMOV	R	0b	1b indicates that a VM over voltage has been detected. Refer VMOV_SEL to change thresholds or disable diagnostic, VMOV_RETRY to configure fault reaction.
3	VMUV	R	0b	1b indicates that a VM under voltage has been detected.
2	OCP	R	0b	1b indicates that an over current has been detected in either one or more power FETs. Refer OCP_SEL, TOCP_SEL to change thresholds & filter times. Refer OCP_RETRY to configure fault reaction.
1	TSD	R	0b	1b indicates that an over temperature has been detected. Refer TSD_RETRY to configure fault reaction.
0	OLA	R	0b	1b indicates that an open load condition has been detected in the ACTIVE state. Refer to EN_OLA to disable diagnostic, OLA_RETRY to configure fault reaction.

8.1.3 STATUS1 Register (Address = 02h) [reset = 00h]

Return to the User Register table.

English Data Sheet: SLVSGY7

48

Bit	Field	Туре	Reset	Description
7	OLA1	R	0b	1b indicates that an open load condition has been detected in the ACTIVE state on OUT1
6	OLA2	R	0b	1b indicates that an open load condition has been detected in the ACTIVE state on OUT2
5	ITRIP_CMP	R	0b	1b indicates that load current has reached the ITRIP regulation level.
4	ACTIVE	R	0b	1b indicates that the device is in the ACTIVE state
3	OCP_H1	R	0b	1b indicates that an over current has been detected on the high-side FET (short to GND) on OUT1
2	OCP_L1	R	0b	1b indicates that an over current has been detected on the low-side FET (short to VM) on OUT1
1	OCP_H2	R	0b	1b indicates that an over current has been detected on the high-side FET (short to GND) on OUT2
0	OCP_L2	R	0b	1b indicates that an over current has been detected on the low-side FET (short to VM) on OUT2

8.1.4 STATUS2 Register (Address = 03h) [reset = 80h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description
7	DRVOFF_STAT	R	1b	This bit shows the status of the DRVOFF pin. 1b implies the pin status is high.
6, 5	N/A	R	0b	Not available
4	ACTIVE	R	0b	1b indicates that the device is in the ACTIVE state (Copy of bit4 in STATUS1)
3, 2, 1	N/A	R	0b	Not available
0	OLP_CMP	R	0b	This bit is the output of the off-state diagnostics (OLP) comparator.

8.1.5 COMMAND Register (Address = 08h) [reset = 09h]

Return to the User Register table.

Bit	Field	Type	Reset	Description
7	CLR_FLT	R/W	l On	Clear Fault command - Write 1b to clear all faults reported in the fault registers and de-assert the nFAULT pin
6-5	N/A	R	0b	Not available
4-3	SPI_IN_LOCK	R/W	01b	Write 10b to unlock the SPI_IN register Write 01b or 00b or 11b to lock the SPI_IN register SPI_IN register is locked by default.

49



Bit	Field	Type	Reset	Description
2	N/A	R	0b	Not available
1-0	REG_LOCK	R/W	01b	Write 10b to lock the CONFIG registers Write 01b or 00b or 11b to unlock the CONFIG registers CONFIG registers are unlocked by default.

8.1.6 SPI_IN Register (Address = 09h) [reset = 0Ch]

Return to the User Register table.

Bit	Field	Туре	Reset	Description				
7-4	N/A	R	0b	Not available				
3	S_DRVOFF	R/W	1b	Register bit equivalent of DRVOFF pin when SPI_IN is unlocked. Refer Register Pin consection.				
2	RESERVED	R	0b	Reserved				
1	S_EN_IN1	R/W	0b	Register bit equivalent of EN/IN1 pin when SPI_IN is unlocked. Refer Register Pin control section				
0	S_PH_IN2	R/W	0b	Register bit equivalent of PH/IN2 pin when SPI_IN is unlocked. Refer Register Pin control section				

8.1.7 CONFIG1 Register (Address = 0Ah) [reset = 10h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description		
7	EN_OLA	R/W	0b	Write 1b to enable open load detection in the active state.		
6-5	VMOV_SEL	R/W	Ob	Determines the thresholds for the VM over voltage diagnostics 00b = VM > 35 V 01b = VM > 28 V 10b = VM > 18 V 11b = VMOV disabled		
4	SSC_DIS	R/W	1b	0b: Enables the spread spectrum clocking feature		
3	OCP_RETRY	R/W	0b	Write 1b to configure fault reaction to retry setting on the detection of over current, else the fault reaction is latched		
2	TSD_RETRY	R/W	0b	Write 1b to configure fault reaction to retry setting on the detection of over temperature, els the fault reaction is latched		

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



Bit	Field	Туре	Reset	Description
1	VMOV_RETRY	R/W	0b	Write 1b to configure fault reaction to retry setting on the detection of VMOV, else the fault reaction is latched. 注 For the SPI (P) variant, this bit also controls the fault reaction for a VM under voltage detection.
0	OLA_RETRY	R/W	0b	Write 1b to configure fault reaction to retry setting on the detection of open load during active, else the fault reaction is latched.

8.1.8 CONFIG2 Register (Address = 0Bh) [reset = 00h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description			
7	PWM_EXTEND	R/W	0b	Write 1b to access additional Hi-Z (coast) states in the PWM mode - refer PWM EXTENTABLE table			
6-5	S_DIAG	R/W	0b	Load type indication - refer to DIAG table			
4	N/A	R	0b	Not available			
3	OLA_FLTR	R/W	0b	Selects OLA filter count. 0b = 16 count, 1b = 1024 count.			
2-0	S_ITRIP	R/W	0b	ITRIP level configuration - refer ITRIP table			

8.1.9 CONFIG3 Register (Address = 0Ch) [reset = 40h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description
				TOFF time used for ITRIP current regulation
				00b = 20 μsec
7-6	TOFF	R/W	1b	01b = 30 μsec
				10b = 40 µsec
				11b = 50 µsec
5	N/A	R	0b	Not available
4-2	S_SR	R/W	0b	Slew Rate configuration - refer to セクション 7.3.3.1
1-0	S_MODE	R/W	0b	Device mode configuration - refer MODE table

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック (ご意見やお問い合わせ) を送信

51

Product Folder Links: *DRV8242-Q1*English Data Sheet: SLVSGY7



8.1.10 CONFIG4 Register (Address = 0Dh) [reset = 04h]

Return to the User Register table.

Bit	Field	Туре	Reset	Description
				Filter time for over current detection configuration
				00b = 6 μsec
7-6	TOCP_SEL	R/W	0b	01b = 3 μsec
				10b = 1.5 µsec
				11b = Minimum (~0.2 μsec)
5	N/A	R	0b	Not available
				Threshold for over current detection configuration
				00b = 100% setting
4-3	OCP_SEL	R/W	0b	01b, 11b = 50% setting
				10b = 75% setting
				DRVOFF pin - register logic combination, when SPI_IN is unlocked
2	DRVOFF_SEL	R/W	1b	0b = OR
				1b = AND
				EN/IN1 pin - register logic combination, when SPI_IN is unlocked
1	EN_IN1_SEL	R/W	0b	0b = OR
				1b = AND
				PH/IN2 pin - register logic combination, when SPI_IN is unlocked
0	PH_IN2_SEL	R/W	0b	0b = OR
				1b = AND

52

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DRV824x-Q1 family of devices can be used in a variety of applications that require either a half-bridge or H-bridge power stage configuration. Common application examples include brushed DC motors, solenoids, and actuators. The device can also be utilized to drive many common passive loads such as LEDs, resistive elements, relays, etc. The application examples below will highlight how to use the device in bidirectional current control applications requiring an H-bridge driver and dual unidirectional current control applications requiring two half-bridge drivers.

9.1.1 Load Summary

表 9-1 summarizes the utility of the device features for different type of inductive loads.

	₹ 9-1. Load Sullillary Table										
	Configuration	on	Device Feature								
LOAD TYPE	Device	Recirculation Path	Slew Rate	Current sense	ITRIP regulation						
Bi-directional motor or solenoid ⁽¹⁾	図 9-1	High-side	Full range	Continuous	Useful						

表 9-1. Load Summary Table

(1) Solenoid - clamping or quick demagnetization possible, but clamping level will be VM dependent




図 9-1. Illustration Showing a Full-Bridge Topology With DRV824X-Q1 in PWM or PH/EN Mode

9.2 Typical Application

The figures below show the typical application schematic for driving a brushed DC motor or any inductive load in various modes. There are several optional connections shown in these schematics, which are listed as follows:

nSLEEP pin



- SPI (S) variant This pin can be tied off high in the application if SLEEP function is not needed.
- SPI (P) variant N/A
- HW (H) variant Pin control is <u>mandatory</u> even if SLEEP function is not needed. If configured for DIAG level 5, the controller needs to issue a reset pulse (typical: 30 μsec bounded between t_{reset} max and t_{sleep} min) during wake-up to acknowledge wake-up or power-up. If configured for DIAG level 1, the controller does not need to issue a reset pulse.
- DRVOFF pin
 - Both SPI (P) and SPI (S) variant This pin can be tied off low in the application if shutoff through <u>pin</u> function is not needed. The equivalent register bit can be used.
- EN/IN1 pin
 - Both SPI (P) and SPI (S) variants This pin can be tied off low or left floating if register only control is needed.
- PH/IN2 pin
 - Both SPI (P) and SPI (S) variants This pin can be tied off low or left floating if register only control is needed.
- OUT1 & OUT2 pins
 - Recommend to add PCB footprints for capacitors from OUTx to GND as well as between OUTx close to the load for EMC purposes. An optional 22 nF capacitor with sufficient voltage rating can be used between OUTx to GND to improve ESD and EMC performance.
- IPROPI pin
 - All variants Monitoring of this output is optional. Also IPROPI pin can be tied low if ITRIP feature & IPROPI function is not needed. Recommend to add a PCB footprint for a small capacitor (10 nF to 100 nF) if needed.
- nFAULT pin
 - Both SPI (P) and SPI (S) variants Monitoring of this output is optional. All diagnostic information can be read from the STATUS registers.
- SPI input pins
 - Both SPI (P) and SPI (S) variants Inputs (SDI, nSCS, SCLK) are compatible with 3.3 V / 5 V levels.
- SPI SDO pin
 - SPI (S) variant SDO tracks the nSLEEP pin voltage.
 - SPI (P) variant SDO tracks the VDD pin voltage. To interface with a 3.3 V level controller input, a level shifter or a current limiting series resistor is recommended.
- CONFIG pins
 - HW (H) variant Resistor is not needed for short to GND and Hi-Z level selections
 - LVL1 and LVL3 for MODE pin
 - LVL1 and LVL6 for SR, ITRIP, DIAG pins

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLVSGY7



9.2.1 HW Variant




図 9-2. Typical Application Schematic - HW Variant in VQFN Package

9.2.2 SPI Variant




図 9-3. Typical Application Schematic - SPI (S) Variant in VQFN Package

55




図 9-4. Typical Application Schematic - SPI (P) Variant in VQFN Package

9.3 Power Supply Recommendations

The device is designed to operate with an input voltage supply (VM) range from 4.5 V to 40 V. A $0.1-\mu F$ ceramic capacitor rated for VM must be placed as close to the device as possible. Also, an appropriately sized bulk capacitor must be placed on the VM pin.

9.3.1 Bulk Capacitance Sizing

Bulk capacitance sizing is an important factor in motor drive system design. It is beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors including:

- · The highest current required by the motor system.
- The capacitance of the power supply and the ability of the power supply to source current.
- The amount of parasitic inductance between the power supply and motor system.
- The acceptable voltage ripple.
- · The type of motor used (brushed DC, brushless DC, and stepper).
- · The motor braking method.

The inductance between the power supply and motor drive system limits the rate that current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When sufficient bulk capacitance is used, the motor voltage remains stable, and high current can be quickly supplied.

The data sheet provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.

English Data Sheet: SLVSGY7




図 9-5. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage to provide a margin for cases when the motor transfers energy to the supply.

9.4 Layout

9.4.1 Layout Guidelines

Each VM pin must be bypassed to ground using low-ESR ceramic bypass capacitors with recommended values of $0.1~\mu F$ rated for VM. These capacitors should be placed as close to the VM pins as possible with a thick trace or ground plane connection to the device GND pin.

Additional bulk capacitance is required to bypass the high current path. This bulk capacitance should be placed such that it minimizes the length of any high current paths. The connecting metal traces should be as wide as possible, with numerous vias connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

For the SPI (P) device variant, VDD pin may be bypassed to ground using low-ESR ceramic 6.3 V bypass capacitor with recommended values of $0.1~\mu F$.

9.4.2 Layout Example

The following figure shows a layout example for a 4 cm X 4 cm x 1.6 mm, 4 layer PCB for a leaded package device. The 4 layers uses 2 oz copper on top/ bottom signal layers and 1 oz copper on internal supply layers, with 0.3 mm thermal via drill diameter, 0.025 mm Cu plating, 1 mm minimum via pitch. The same layout can be adopted for the non-leaded VQFN-HR package as well. The セクション 6.6 for the 4 cm X 4 cm X 1.6 mm is based on a similar layout.

Note: The layout example shown is for a full bridge topology using DRV824xQ1 device in SSOP package.

English Data Sheet: SLVSGY7






図 9-6. Layout example: 4cm x 4 cm x 1.6mm, 4 layer PCB

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Full Bridge Driver Junction Temperature Estimator (Excel-based worksheet)
- Texas Instruments, Calculating Motor Driver Power Dissipation application report
- Texas Instruments, Current Recirculation and Decay Modes application report
- Texas Instruments, PowerPAD™ Made Easy application report
- Texas Instruments, PowerPAD™ Thermally Enhanced Package application report
- Texas Instruments, Understanding Motor Driver Current Ratings application report
- Texas Instruments, Best Practices for Board Layout of Motor Drivers application report

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Community Resources

10.4 Trademarks

すべての商標は、それぞれの所有者に帰属します。

11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (November 2023) to Revision A (March 2024)

Page

Removed pre-production status note for H and P variants......3

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and order-able information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DRV8242-Q1

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信


59



PACKAGE OUTLINE

RHL0020B

VQFN - 1 mm max height



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



資料に関するフィードバック(ご意見やお問い合わせ)を送信


Copyright © 2024 Texas Instruments Incorporated



EXAMPLE BOARD LAYOUT

RHL0020B

VQFN - 1 mm max height



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




English Data Sheet: SLVSGY7



EXAMPLE STENCIL DESIGN

RHL0020B

VQFN - 1 mm max height



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.






RHL 20

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

3.5 x 4.5 mm, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4205346/L



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
DRV8242HQRHLRQ1	Active	Production	VQFN (RHL) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8242H
DRV8242HQRHLRQ1.A	Active	Production	VQFN (RHL) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8242H
DRV8242PQRHLRQ1	Active	Production	VQFN (RHL) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8242P
DRV8242PQRHLRQ1.A	Active	Production	VQFN (RHL) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8242P
DRV8242SQRHLRQ1	Active	Production	VQFN (RHL) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8242S
DRV8242SQRHLRQ1.A	Active	Production	VQFN (RHL) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8242S

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM


www.ti.com 23-May-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Apr-2024


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8242HQRHLRQ1	VQFN	RHL	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
DRV8242PQRHLRQ1	VQFN	RHL	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
DRV8242SQRHLRQ1	VQFN	RHL	20	3000	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1

www.ti.com 18-Apr-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8242HQRHLRQ1	VQFN	RHL	20	3000	360.0	360.0	36.0
DRV8242PQRHLRQ1	VQFN	RHL	20	3000	360.0	360.0	36.0
DRV8242SQRHLRQ1	VQFN	RHL	20	3000	360.0	360.0	36.0

3.5 x 4.5 mm, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated