

DLPC3436 と DLPC3426 ディスプレイ コントローラ

1 特長

- DLP230NP または DLP230NPSE (.23 1080p) DMD 用のディスプレイコントローラ
 - 1080pまでの入力解像度に対応
 - 低消費電力 DMD インターフェイス
- 最高 240Hz の入力フレームレート (1080p 解像度で 60Hz)
- ピクセルデータ処理:
 - 画像処理アルゴリズムの IntelliBright[™] スイート
 - コンテンツ適応型の照明制御 (CAIC)
 - 局所的輝度ブースト (LABB)
 - 1D 台形補正
 - 色座標調整
 - 4:2:2から4:4:4 への色差補間
- 24 ビットの入力ピクセル インターフェイスに対応:
 - パラレル インターフェイス プロトコル
 - 最大 155MHz のピクセル クロック
 - 各種入力ピクセル データフォーマットに対応
- 外付けフラッシュ対応
- 電源オフ時の自動 DMD パーキング
- 組み込みフレームメモリ (eDRAM)
- システム機能:
 - I²C デバイス制御
 - スプラッシュスクリーンをプログラム可能
 - LED 電流制御をプログラム可能
- PMIC (電力管理 IC) DLPA2000、DLPA2005、 **DLPA3000、DLPA3005**および LED ドライバとの組 み合わせ

2 アプリケーション

- DLP サイネージ
- モバイル・プロジェクタ
- モバイル・スマート TV
- タブレット(マルチメディア)
- 拡張現実 (AR) メガネ
- スマート・ホーム・ディスプレイ
- Pico プロジェクタ

3 概要

DLP230NP または DLP230NPSE .23 1080p チップセッ トのコンポーネントである DLPC3436 および DLPC3426 ディスプレイ コントローラは、DLP230NP/NPSE デジタル マイクロミラー デバイス (DMD) の信頼性の高い動作をサ ポートします。DLPC34x6 コントローラは、システム電子機 器と DMD を接続する便利な多機能インターフェイスを提 供し、小型で低消費電力、フル HD ディスプレイを実現し ます。

DMD テクノロジーの詳細については、「テキサス・インス ツルメンツの DLP[®] PicoTM ディスプレイ テクノロジーを使 用した設計の開始」ページを参照してください。


DLP230NP/NPSE .23 1080p チップセットには、設計期 間の短縮に役立つ定評あるリソースが用意されており、こ れにはすぐに量産可能な光モジュール、光モジュール メ ーカー、デザインハウスなどが含まれます。

デバイスの互換性

コントローラ	DMD	説明
DLPC3436	DLP230NP	高輝度
DLPC3426	DLP230NPSE	低輝度

製品情報									
部品番号	パッケージ ⁽¹⁾	パッケージ サイズ (公称)							
DLPC3436	NFBGA (176)	7.00mm × 7.00mm							
DLPC3426	NFBGA (176)	7.00mm × 7.00mm							

詳細については、「メカニカル、パッケージ、および注文情報」セク (1)ションを参照してください。



標準的なシステムの概略図






Table of Contents


1	特長1
2	アプリケーション1
3	概要1
	Pin Configuration and Functions
	4.1 Test Pins and General Control4
	4.2 Parallel Port Input5
	4.3 DSI Input Data and Clock
	4.4 DMD Reset and Bias Control6
	4.5 DMD SubLVDS Interface
	4.6 Peripheral Interface7
	4.7 GPIO Peripheral Interface8
	4.8 Clock and PLL Support9
	4.9 Power and Ground9
5	Specifications11
	5.1 Absolute Maximum Ratings 11
	5.2 ESD Ratings11
	5.3 Recommended Operating Conditions12
	5.4 Thermal Information12
	5.5 Power Electrical Characteristics
	5.6 Pin Electrical Characteristics
	5.7 Internal Pullup and Pulldown Electrical
	Characteristics
	5.8 DMD SubLVDS Interface Electrical Characteristics 17
	5.9 DMD Low-Speed Interface Electrical
	Characteristics
	5.10 System Oscillator Timing Requirements
	5.11 Power Supply and Reset Timing Requirements19
	5.12 Parallel Interface Frame Timing Requirements20
	5.13 Parallel Interface General Timing Requirements 21
	5.14 Flash Interface Timing Requirements
	5.16 DMD SubLVDS Interface Switching
	Characteristics
	5.17 DMD Parking Switching Characteristics
	5.17 DWD F arking Owitching Onaracteristics

5.18 Chipset Component Usage Specification	. 23
6 Detailed Description	
6.1 Overview	. 25
6.2 Functional Block Diagram	. 25
6.3 Feature Description	26
6.4 Device Functional Modes	39
6.5 Programming	
7 Application and Implementation	
7.1 Application Information	. 41
7.2 Typical Application	
8 Power Supply Recommendations	
8.1 PLL Design Considerations	
8.2 System Power-Up and Power-Down Sequence	. 44
8.3 Power-Up Initialization Sequence	
8.4 DMD Fast Park Control (PARKZ)	
8.5 Hot Plug I/O Usage	
8.6 Maximum Signal Transition Time	
9 Layout	
9.1 Layout Guidelines	
9.2 Layout Example	
10 Device and Documentation Support	
10.1 Device Support	
10.2 Documentation Support	
10.3 Related Links.	
10.4ドキュメントの更新通知を受け取る方法	
10.5 サポート・リソース	
10.6 Trademarks	
10.7 静電気放電に関する注意事項	
10.8 用語集	
11 Revision History	. 63
12 Mechanical, Packaging, and Orderable	
Information	
12.1 Package Option Addendum	. 65



4 Pin Configuration and Functions





	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
A	DMD_LS_C LK	DMD_LS_W DATA	DMD_HS_W DATAH_P	DMD_HS_W DATAG_P	DMD_HS_W DATAF_P	DMD_HS_W DATAE_P	DMD_HS_CLK_ P	DMD_HS_W DATAD_P	DMD_HS_W DATAC_P	DMD_HS_W DATAB_P	DMD_HS_W DATAA_P	CMP_OUT	SPI0_CLK	SPI0_CSZ0	CMP_PWN
в	DMD_DEN_ ARSTZ	DMD_LS_R DATA	DMD_HS_W DATAH_N	DMD_HS_W DATAG_N	DMD_HS_W DATAF_N	DMD_HS_W DATAE_N	DMD_HS_CLK_ N	DMD_HS_W DATAD_N	DMD_HS_W DATAC_N	DMD_HS_W DATAB_N	DMD_HS_W DATAA_N	SPI0_DIN	SPI0_DOUT	LED_SEL_1	LED_SEL_
с	DD3P	DD3N	VDDLP12	VSS	VDD	VSS	VCC	VSS	VCC	HWTEST_E N	RESETZ	SPI0_CSZ1	PARKZ	GPIO_00	GPIO_01
D	DD2P	DD2N	VDD	VCC	VDD	VSS	VDD	VSS	VDD	VSS	VCC_FLSH	VDD	VDD	GPIO_02	GPIO_03
Е	DCLKP	DCLKN	VDD	VSS								VCC	VSS	GPIO_04	GPIO_05
F	DD1P	DD1N	RREF	VSS								VCC	VDD	GPIO_06	GPIO_07
G	DD0P	DD0N	VSS_PLLM	VSS								VSS	VSS	GPIO_08	GPIO_09
н	PLL_REFCL K_I	VDD_PLLM	VSS_PLLD	VSS								VSS	VDD	GPIO_10	GPIO_11
J	PLL_REFCL K_O	VDD_PLLD	VSS	VDD								VDD	VSS	GPIO_12	GPIO_13
к	PDATA_1	PDATA_0	VDD	VSS								VSS	VCC	GPIO_14	GPIO_15
L	PDATA_3	PDATA_2	VSS	VDD								VDD	VDD	GPIO_16	GPIO_17
м	PDATA_5	PDATA_4	VCC_INTF	VSS	VSS	VDD	VCC_INTF	VSS	VDD	VDD	VCC	VSS	JTAGTMS1	GPIO_18	GPIO_19
N	PDATA_7	PDATA_6	VCC_INTF	PDM_CVS_ TE	HSYNC_CS	3DR	VCC_INTF	HOST_IRQ	IIC0_SDA	IIC0_SCL	JTAGTMS2	JTAGTDO2	JTAGTDO1	TSTPT_6	TSTPT_7
Ρ	VSYNC_WE	DATEN_CM D	PCLK	PDATA_11	PDATA_13	PDATA_15	PDATA_17	PDATA_19	PDATA_21	PDATA_23	JTAGTRSTZ	JTAGTCK	JTAGTDI	TSTPT_4	TSTPT_5
R	PDATA_8	PDATA_9	PDATA_10	PDATA_12	PDATA_14	PDATA_16	PDATA_18	PDATA_20	PDATA_22	IIC1_SDA	IIC1_SCL	TSTPT_0	TSTPT_1	TSTPT_2	TSTPT_3

Note: The lower image view is from the top.



4.1 Test Pins and General Control

PIN		Ι/Ο ΤΥΡ	TYPE ⁽⁴⁾	DESCRIPTION		
NAME	NO.	_ " O		DESCRIPTION		
HWTEST_EN	C10	I	6	Manufacturing test enable signal. Connect this signal directly to ground on the PCB for normal operation.		
PARKZ	C13	I	6	DMD fast park control (active low Input with a hysteresis buffer). This signal is used to quickly park the DMD when loss of power is imminent. The longest lifetime of the DMD may not be achieved with the fast park operation; therefore, this signal is intended to only be asserted when a normal park operation is unable to be completed. The PARKZ signal is typically provided from the DLPAxxxx interrupt output signal.		
JTAGTCK	P12	I	6	TI internal use. Leave this pin unconnected.		
JTAGTDI	P13	I	6	TI internal use. Leave this pin unconnected.		
JTAGTDO1	N13 ⁽¹⁾	0	1	TI internal use. Leave this pin unconnected.		
JTAGTDO2	N12 ⁽¹⁾	0	1	TI internal use. Leave this pin unconnected.		
JTAGTMS1	M13	I	6	TI internal use. Leave this pin unconnected.		
JTAGTMS2	N11	I	6	TI internal use. Leave this pin unconnected.		
JTAGTRSTZ	P11	I	6	TI internal use. This pin must be tied to ground, through an external resistor for normal operation. Failure to tie this pin low during normal operation can cause start up and initialization problems. ⁽²⁾		
RESETZ	C11	I	6	Power-on reset (active low input with a hysteresis buffer). Self-configuration starts when a low-to-high transition is detected on RESETZ. All controller power and clocks must be stable before this reset is deasserted. No signals are in their active state while RESETZ is asserted. This pin is typically connected to the RESETZ pin of the DLPA200x or RESET_Z of the DLPA200x.		
TSTPT_0	R12	I/O	1			
TSTPT_1	R13	I/O	1	Test pins (includes weak internal pulldown). Pins are tristated while RESETZ		
TSTPT_2	R14	I/O	1	is asserted low. Sampled as an input test mode selection control		
TSTPT_3	R15	I/O	1	approximately 1.5µs after deassertion of RESETZ, and then driven as outputs. ^{(2) (3)}		
TSTPT_4	P14	I/O	1	Normal use: reserved for test output. Leave open for normal use.		
TSTPT_5	P15	I/O	1	Note: An external pullup may put the DLPC34x36 in a test mode. See セクショ		
TSTPT_6	N14	I/O	1	> 6.3.8 for more information.		
TSTPT_7	N15	I/O	1			

(1) If the application design does not require an external pullup, and there is no external logic that can overcome the weak internal pulldown resistor, then this I/O pin can be left open or unconnected for normal operation. If the application design does not require an external pullup, but there is external logic that might overcome the weak internal pulldown resistor, then use an external pulldown to maintain a logic low.

(2) External resistors must have a value of 8kΩ or less to compensate for pins that provide internal pullup or pulldown resistors.

(3) If the application design does not require an external pullup and there is no external logic that can overcome the weak internal pulldown, then the TSTPT I/O can be left open (unconnected) for normal operation. If the operation does not call for an external pullup, but there is external logic that might overcome the weak internal pulldown resistor, then use an external pulldown resistor to maintain a logic low.

(4) See $\frac{1}{2}$ 4-3 for type definitions.



4.2 Parallel Port Input

PIN ^{(1) (2)}		1/0		DESCRIPTION		
NAME	NO.	- I/O	TTPE	PARALLEL RGB MODE		
PCLK	P3	I	11	Pixel clock		
PDM_CVS_TE	N4	I/O	5	Parallel data mask. Programable polarity with default of active high. Optional signal.		
VSYNC_WE	P1	I	11	Vsync ⁽³⁾		
HSYNC_CS	N5	I	11	Hsync ⁽³⁾		
DATAEN_CMD	P2	I	11	Data valid		
				(TYPICAL RGB 888)		
PDATA_0 PDATA_1 PDATA_2 PDATA_3 PDATA_4 PDATA_5 PDATA_6 PDATA_7	K2 K1 L2 L1 M2 M1 N2 N1	I	11	Blue (bit weight 1) Blue (bit weight 2) Blue (bit weight 4) Blue (bit weight 8) Blue (bit weight 16) Blue (bit weight 32) Blue (bit weight 64) Blue (bit weight 128)		
				(TYPICAL RGB 888)		
PDATA_8 PDATA_9 PDATA_10 PDATA_11 PDATA_12 PDATA_13 PDATA_14 PDATA_15	R1 R2 R3 P4 R4 P5 R5 P6	I	11	Green (bit weight 1) Green (bit weight 2) Green (bit weight 4) Green (bit weight 8) Green (bit weight 16) Green (bit weight 32) Green (bit weight 64) Green (bit weight 128)		
				(TYPICAL RGB 888)		
PDATA_16 PDATA_17 PDATA_18 PDATA_19 PDATA_20 PDATA_21 PDATA_22 PDATA_22 PDATA_23	R6 P7 R7 P8 R8 P9 R9 P10	I	11	Red (bit weight 1) Red (bit weight 2) Red (bit weight 4) Red (bit weight 8) Red (bit weight 16) Red (bit weight 32) Red (bit weight 64) Red (bit weight 128)		
3DR	N6	I	11	 3D reference For 3D applications: left or right 3D reference (left = 1, right = 0). To be provided by the host. Must transition in the middle of each frame (no closer than 1 ms to the active edge of VSYNC). If a 3D application is not used, pull this input low through an external resistor. 		

(1) PDATA(23:0) bus mapping depends on pixel format and source mode. See later sections for details.

Connect unused inputs to ground or pulldown to ground through an external resistor ($8k\Omega$ or less). The software can adjust VSYNC and HSYNC polarity. (2)

(3)

See $\frac{1}{8}$ 4-3 for type definitions. (4)



4.3 DSI Input Data and Clock

PIN			DESCRIPTION		
NAME	NO.	"0	TIFE	DESCRIPTION	
DCLKN DCLKP	E2 E1	I/O	10	Reserved. Leave disconnected.	
DD0N DD0P DD1N DD1P DD2N DD2P DD3N DD3P	G2 G1 F2 F1 D2 D1 C2 C1	I/O	10	Reserved. Leave disconnected.	
RREF	F3	—		Reserved. Leave disconnected.	

4.4 DMD Reset and Bias Control

PIN	PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	I/O	IIFE /	DESCRIPTION
DMD_DEN_ARSTZ	B1	0	2	DMD driver enable (active high). DMD reset (active low). When corresponding I/O power is supplied, the controller drives this signal low after the DMD is parked and before power is removed from the DMD. If the 1.8V power to the DLPC34x6 is independent of the 1.8V power to the DMD, then TI recommends including a weak, external pulldown resistor to hold the signal low in case DLPC34x6 power is inactive while DMD power is applied.
DMD_LS_CLK	A1	0	3	DMD, low speed (LS) interface clock
DMD_LS_WDATA	A2	0	3	DMD, low speed (LS) serial write data
DMD_LS_RDATA	B2	I	6	DMD, low speed (LS) serial read data

4.5 DMD SubLVDS Interface

PIN		I/O	TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.			DESCRIPTION	
DMD_HS_CLK_P	A7 B7	0	4	DMD high-speed (HS) interface clock	
DMD_HS_CLK_N					
DMD_HS_WDATA_H_P	A3				
DMD_HS_WDATA_H_N DMD_HS_WDATA_G_P	B3 A4				
DMD_HS_WDATA_G_I	B4		O 4 DMD SubLVDS high speed (HS) interface write data lane numbering and application of the DMD_HS_WDATA pins software configuration. See セクション 6.3.9.		
DMD HS WDATA F P	A5				
DMD_HS_WDATA_F_N	B5				
DMD_HS_WDATA_E_P	A6			DMD Subl//DS bigb speed (HS) interface write data lange. T	DMD Subl VDS high speed (HS) interface write data lanes. The true
DMD_HS_WDATA_E_N	B6	0		3 1 1 1	
DMD_HS_WDATA_D_P	A8	Ũ			
DMD_HS_WDATA_D_N	B8				
DMD_HS_WDATA_C_P	A9				
DMD_HS_WDATA_C_N	B9				
DMD_HS_WDATA_B_P	A10				
DMD_HS_WDATA_B_N	B10				
DMD_HS_WDATA_A_P	A11				
DMD_HS_WDATA_A_N	B11				

(1) See $\frac{1}{2}$ See $\frac{1}{2}$ for type definitions.



4.6 Peripheral Interface

PIN ⁽¹⁾		I/O TYP	TYPE ⁽³⁾	DESCRIPTION		
NAME	NO.	1/0	ITE			
CMP_OUT	A12	I	6	Successive approximation ADC (analog-to-digital converter) comparator output (DLPC34x6 Input). To implement, use a successive approximation ADC with a thermistor feeding one input of the external comparator and the DLPC34x6 controller GPIO_10 (RC_CHARGE) pin driving the other side of the comparator. It is recommended to use the DLPAxxxx to achieve this function. CMP_OUT must be pulled down to ground if this function is not used (hysteresis buffer).		
CMP_PWM	A15	0	1	TI internal use. Leave this pin unconnected.		
HOST_IRQ ⁽²⁾	N8	0	9	Host interrupt (output) HOST_IRQ indicates when the DLPC34x6 auto-initialization is in progress and most importantly when it completes. This pin is tristated during reset. An external pullup must be included on this signal.		
IIC0_SCL ⁽⁴⁾	N10	I/O	7	$\rm I^2C$ secondary (port 0) SCL (bidirectional, open-drain signal with input hysteresis): This pin requires an external pullup resistor. The secondary I^2C I/Os are 3.6V tolerant (high-voltage-input tolerant) and are powered by VCC_INTF (which can be 1.8, 2.5, or 3.3V). External I^2C pullups must be connected to a host supply with an equal or higher supply voltage, up to a maximum of 3.6V (a lower pullup supply voltage does not typically satisfy the V_{IH} specification of the secondary I^2C input buffers).		
IIC1_SCL	R11	I/O	8	TI internal use. TI recommends an external pullup resistor.		
IIC0_SDA ⁽⁴⁾	N9	I/O	7	^{I2}C secondary (port 0) SDA. (bidirectional, open-drain signal with input hysteresis): This pin requires an external pullup resistor. The secondary I^2C port is the control port of controller. The secondary I^2C I/O pins are 3.6V tolerant (high-volt-input tolerant) and are powered by VCC_INTF (which can be 1.8, 2.5, or 3.3V). External I^2C pullups must be connected to a host supply with an equal or higher supply voltage, up to a maximum of 3.6V (a lower pullup supply voltage does not typically satisfy the V _{IH} specification of the secondary I^2C input buffers).		
IIC1_SDA	R10	I/O	8	TI internal use. TI recommends an external pullup resistor.		
LED_SEL_0	B15	0	1	LED enable select. Automatically controlled by the DLPC34x6 programmable DMD sequence. LED_SEL(1:0) Enabled LED 00 None 01 Red 10 Green 11 Blue		
LED_SEL_1	B14	0	1	The controller drives these signals low when RESETZ is asserted and the corresponding I/O power is supplied. The controller continues to drive these signals low throughout the auto- initialization process. Use a weak, external pulldown resistor so that the LEDs are disabled when I/O power is not applied.		
SPI0_CLK	A13	0	13	SPI (Serial Peripheral Interface) port 0, clock. This pin is typically connected to the flash memory clock.		
SPI0_CSZ0	A14	0	13	SPI port 0, chip select 0 (active low output). This pin is typically connected to the flash memory chip select. TI recommends an external pullup resistor to avoid floating inputs to the external SPI device during controller reset assertion.		
SPI0_CSZ1	C12	0	13	SPI port 0, chip select 1 (active low output). This pin typically remains unused. TI recommends an external pullup resistor to avoid floating inputs to the external SPI device during controller reset assertion.		
SPI0_DIN	B12	I	12	Synchronous serial port 0, receive data in. This pin is typically connected to the flash memory data out.		
SPI0_DOUT	B13	0	13	Synchronous serial port 0, transmit data out. This pin is typically connected to the flash memory data in.		

(1) The external pullup resistor must be $8k\Omega$ or less.

(2) For more information about usage, see $2923 \times 6.3.2$.

(3) See $\frac{1}{2}$ 4-3 for type definitions.

(4) When VCC_INTF is powered and VDD is not powered, the controller may drive the IIC0_xxx pins low which prevents communication on this I²C bus. Do not power up the VCC_INTF pin before powering up the VDD pin for any system that has additional secondary devices on this bus.



4.7 GPIO Peripheral Interface

PIN	1)			
NAME	NO.	I/O	TYPE ⁽³⁾	DESCRIPTION ⁽²⁾
GPIO_19	M15	I/O	1	General purpose I/O 19 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_18	M14	I/O	1	General purpose I/O 18 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_17	L15	I/O	1	General purpose I/O 17 (hysteresis buffer). ACT_SYNC (output): Output to FPGA, used for synchronizing the actuator position with the controller data processing.
GPIO_16	L14	I/O	1	General purpose I/O 16 (hysteresis buffer). SUB_FRAME_2 (input): Input from FPGA, signaling sub-frames.
GPIO_15	K15	I/O	1	General purpose I/O 15 (hysteresis buffer). SUB_FRAME_1 (input): Input from FPGA, signaling sub-frames.
GPIO_14	K14	I/O	1	General purpose I/O 14 (hysteresis buffer). FPGA_RDY (input): Input from FPGA, indicating when the FPGA initialization process is complete.
GPIO_13	J15	I/O	1	General purpose I/O 13 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_12	J14	I/O	1	General purpose I/O 12 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_11	H15	I/O	1	 General purpose I/O 11 (hysteresis buffer). Options: Thermistor power enable (output). Turns on the power to the thermistor when it is used and enabled. Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_10	H14	I/O	1	 General Purpose I/O 10 (hysteresis buffer). Options: RC_CHARGE (output): Intended to feed the RC charge circuit of the thermistor interface. Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_09	G15	I/O	1	General purpose I/O 09 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_08	G14	I/O	1	General purpose I/O 08 (hysteresis buffer). Normal mirror parking request (active low): To be driven by the PROJ_ON output of the host. A logic low on this signal causes the DLPC34x6 to PARK the DMD, but it does not power down the DMD (the DLPAxxxx does that instead). At power-up, GPIO_08 must remain high until HOST_IRQ goes low (see セクション 8.3).
GPIO_07	F15	I/O	1	General purpose I/O 07 (hysteresis buffer). If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_06	F14	I/O	1	General purpose I/O 06 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_05	E15	I/O	1	General purpose I/O 05 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.

表 4-1. GPIO Peripheral Interface (続き)

PIN ⁽¹)	I/O	TYPE ⁽³⁾	DESCRIPTION ⁽²⁾		
NAME	NO.	"0				
GPIO_04	E14	I/O	1	 General purpose I/O 04 (hysteresis buffer). Options: 3D glasses control (output): Controls the shutters on 3D glasses (Left = 1, Right = 0). SPI1_CSZ1 (active-low output): Optional SPI1 chip select 1 signal. Requires an external pullup resistor to deactivate this signal during reset and auto-initialization processes. Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input. 		
GPIO_03	D15	I/O	1	General purpose I/O 03 (hysteresis buffer). SPI1_CSZ0 (active low output): SPI1 chip select 0 signal. This pin is typically connected to the DLPAxxxx SPI_CSZ pin. Requires an external pullup resistor to deactivate this signal during reset and auto-initialization processes.		
GPIO_02	D14	I/O	1	General purpose I/O 02 (hysteresis buffer). SPI1_DOUT (output): SPI1 data output signal. This pin is typically connected to the DLPAxxxx SPI_DIN pin.		
GPIO_01	C15	I/O	1	General purpose I/O 01 (hysteresis buffer). SPI1_CLK (output): SPI1 clock signal. This pin is typically connected to the DLPAxxxx SPI_CLK pin.		
GPIO_00	C14	I/O	1	General purpose I/O 00 (hysteresis buffer). SPI1_DIN (input): SPI1 data input signal. This pin is typically connected to the DLPAxxxx SPI_DOUT pin.		

(1) GPIO pins must be configured through software for input, output, bidirectional, or open-drain operation. Some GPIO pins have one or more alternative use modes, which are also software configurable. An external pullup resistor is required for each signal configured as open-drain.

(2) General purpose I/O for the DLPC34x6 controllers. These GPIO pins are software configurable.

(3) See $\frac{1}{2}$ 4-3 for type definitions.

4.8 Clock and PLL Support

PIN		I/O	TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.	1/0	IIFE(/	DESCRIPTION	
PLL_REFCLK_I	H1	I	12	Reference clock crystal input. If an external oscillator is used instead of a crystal, use this pin as the oscillator input.	
PLL_REFCLK_O	J1	0	5	Reference clock crystal return. If an external oscillator is used instead of a crystal, leave this pin unconnected (floating with no added capacitive load).	

(1) See $\frac{1}{2}$ 4-3 for type definitions.

4.9 Power and Ground

表 4-2. Power and Ground

PIN		I/O	TYPE	DESCRIPTION
NAME	NO.	"0	I/O ITPE	DESCRIPTION
VDD	C5, D5, D7, D12, J4, J12, K3, L4, L12, M6, M9, D9, D13, F13, H13, L13, M10, D3, E3	_	PWR	Core 1.1V power (main 1.1V)
VDDLP12	C3	_	PWR	Reserved. Tie to the VDD rail.

Copyright © 2024 Texas Instruments Incorporated



表 4-2. Power and Ground (続き)

PIN		I/O	TYPE	DESCRIPTION
NAME	NO.	1/0	TIFE	DESCRIPTION
VSS	C4, D6, D8, D10, E4, E13, F4, G4, G12, H4, H12, J3, J13, K4, K12, L3, M4, M5, M8, M12, G13, C6, C8	_	GND	Core ground (eDRAM, DSI, I/O ground, thermal ground)
VCC18	C7, C9, D4, E12, F12, K13, M11	_	PWR	All 1.8V I/O power: (1.8V power supply for all I/O pins except the host or parallel interface and the SPI flash interface. This includes RESETZ, PARKZ, LED_SEL, CMP_OUT, GPIO, IIC1, TSTPT, and JTAG pins).
VCC_INTF	M3, M7, N3, N7	_	PWR	Host or parallel interface I/O power: 1.8V (includes IIC0, PDATA, video syncs, and HOST_IRQ pins)
VCC_FLSH	D11	—	PWR	Flash interface I/O power: 1.8V to 3.3V (dedicated SPI0 power pin)
VDD_PLLM	H2	—	PWR	MCG PLL (primary clock generator phase lock loop) 1.1V power
VSS_PLLM	G3	—	RTN	MCG PLL return
VDD_PLLD	J2	—	PWR	DCG PLL (DMD clock generator phase lock loop) 1.1V power
VSS_PLLD	H3	—	RTN	DCG PLL return

表 4-3. I/O Type Subscript Definition

	I/O	SUPPLY REFERENCE	ESD STRUCTURE
SUBSCRIPT	DESCRIPTION		ESD STRUCTURE
1	1.8V LVCMOS I/O buffer with 8mA drive	V _{cc18}	ESD diode to GND and supply rail
2	1.8V LVCMOS I/O buffer with 4mA drive	V _{cc18}	ESD diode to GND and supply rail
3	1.8V LVCMOS I/O buffer with 24mA drive	V _{cc18}	ESD diode to GND and supply rail
4	1.8V SubLVDS output with 4-mA drive	V _{cc18}	ESD diode to GND and supply rail
5	1.8V, 2.5V, 3.3V LVCMOS with 4-mA drive	V _{cc_INTF}	ESD diode to GND and supply rail
6	1.8V LVCMOS input	V _{cc18}	ESD diode to GND and supply rail
7	1.8V, 2.5V, 3.3V I ² C with 3-mA drive	V _{cc_INTF}	ESD diode to GND and supply rail
8	1.8V I ² C with 3-mA drive	V _{cc18}	ESD diode to GND and supply rail
9	1.8V, 2.5V, 3.3V LVCMOS with 8-mA drive	V _{cc_INTF}	ESD diode to GND and supply rail
10	LVDS I/O	V _{DD} for high speed transmit, high speed receive, and low power receive. V _{DDLP12} for low power transmit	ESD diode to GND and supply rail
11	1.8V, 2.5V, 3.3V LVCMOS input	V _{cc_INTF}	ESD diode to GND and supply rail
12	1.8V, 2.5V, 3.3V LVCMOS input	V _{cc_FLSH}	ESD diode to GND and supply rail
13	1.8V, 2.5V, 3.3V LVCMOS with 8-mA drive	V _{cc_FLSH}	ESD diode to GND and supply rail



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)(1)

		MIN	MAX	UNIT
SUPPLY VOI	TAGE ⁽²⁾	ŀ		
V _(VDD)		-0.3	1.21	V
V _(VDDLP12)			1.32	V
V _(VCC18)	DLP12) C18) I SubLVDS interface (DMD_HS_CLK_x and DMD_HS_WDATA_x_y) C_INTF) C_FLSH) D_PLLM) (MCG PLL) D_PLLD) (DCG PLL)		1.96	V
DMD SubLVE	DS interface (DMD_HS_CLK_x and DMD_HS_WDATA_x_y)	-0.3	1.96	V
V _(VCC_INTF)		-0.3	3.60	V
V _(VCC_FLSH)		-0.3	3.60	V
V _(VDD_PLLM) (I	MCG PLL)	-0.3	1.21	V
V _(VDD_PLLD) (I	DCG PLL)	-0.3	1.21	V
V _{I2C buffer} (I/O	type 7)	-0.3	See ⁽³⁾	V
GENERAL		ŀ		
TJ	Operating junction temperature	-30	125	°C
T _{stg}	Storage temperature	-40	125	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values are with respect to VSS (GND).

(3) I/O is high voltage tolerant; that is, VCC_INTF = 1.8V, and the input is 3.3V tolerant.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _(VDD)	Core power 1.1V (main 1.1V)		1.045	1.10	1.155	V
V _(VDDLP12)	Reserved ⁽⁴⁾		1.045	1.10	1.155	V
V _(VCC18)	All 1.8V I/O power: (1.8V power supply for all I/O pins except the host or parallel interface and the SPI flash interface. This includes RESETZ, PARKZ LED_SEL, CMP_OUT, GPIO, IIC1, TSTPT, and JTAG pins.)		1.64	1.80	1.96	V
			1.64	1.80	1.96	
V _(VCC_INTF)	Host or parallel interface I/O power: 1.8V (includes IIC0, PDATA, video syncs, and HOST IRQ pins)	See (1)	2.28	2.50	2.72	V
			3.02	3.30	1.155 1.155 1.96 1.96	
			1.64	1.80	1.96	
V _(VCC_FLSH)	Flash interface I/O power: 1.8V to 3.3V	See ⁽¹⁾	2.28	2.50	2.72	V
			3.02	3.30	3.58	
V _(VDD_PLLM)	MCG PLL 1.1V power	See ⁽²⁾	1.025	1.100	1.155	V
V _(VDD_PLLD)	DCG PLL 1.1V power	See ⁽²⁾	1.025	1.100	1.155	V
T _A	Operating ambient temperature ⁽³⁾	_	-30		85	°C
TJ	Operating junction temperature		-30		105	°C

(1) These supplies have multiple valid ranges.

The minimum voltage is lower than the other 1.1V supply minimum to enable additional filtering. This filtering may result in an IR drop (2) across the filter.

The operating ambient temperature range assumes 0 forced air flow, a JEDEC JESD51 junction-to-ambient thermal resistance value (3) at 0 forced air flow (R_{0JA} at 0 m/s), a JEDEC JESD51 standard test card and environment, along with minimum and maximum estimated power dissipation across process, voltage, and temperature. Thermal conditions vary by application, and this affects R_{6.IA}. Thus, the maximum operating ambient temperature varies by application.

 $T_{a_min} = T_{j_min} - (P_{d_min} \times R_{\theta JA}) = -30^{\circ}C - (0.0W \times 30.3^{\circ}C/W) = -30^{\circ}C$

• $T_{a_max} = T_{j_max} - (P_{d_max} \times R_{\theta JA}) = +105^{\circ}C - (0.348W \times 30.3^{\circ}C/W) = +94.4^{\circ}C$ VDDLP12 must be tied to the VDD rail.

5.4 Thermal Information

(4)

			DLPC34x6	
	THER	MAL METRIC ⁽¹⁾	ZVB (NFBGA)	UNIT
			176 PINS	
R _{θJC}	Junction-to-case top thermal resistar	nce	11.2	°C/W
		at 0 m/s of forced airflow ⁽²⁾	30.3	
$R_{\theta JA}$	Junction-to-air thermal resistance	at 1 m/s of forced airflow ⁽²⁾	27.4	°C/W
		at 2 m/s of forced airflow ⁽²⁾	26.6	
Ψ _{JT}	Temperature variance from junction dissipation ⁽³⁾	o package top center temperature, per unit power	0.27	°C/W

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics Application Report. (1)

Thermal coefficients abide by JEDEC Standard 51. R_{0JA} is the thermal resistance of the package as measured using a JEDEC defined (2) standard test PCB. This JEDEC test PCB is not necessarily representative of the DLPC34x6 PCB and thus the reported thermal resistance may not be accurate in the actual product application. Although the actual thermal resistance may be different, it is the best information available during the design phase to estimate thermal performance.

(3) Example: (0.5 W) × (0.2°C/W) ≈ 0.1°C temperature rise.



5.5 Power Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER ^{(3) (4) (5)}	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX ⁽²⁾	UNIT
I _(VDD) +	1.1V rails	Frame rate = 50Hz Input = 1920 × 1080 to FPGA		210	327	mA
I(VDD_PLLM) + I(VDD_PLLD)	1.1 V Talis	Frame rate = 60Hz Input = 1920 × 1080 to FPGA		194	354	mA
1	MCG PLL 1.1V current ⁽⁶⁾	Frame rate = 50Hz Input = 1920 × 1080 to FPGA		6		mA
(VDD_PLLM)		Frame rate = 60Hz Input = 1920 × 1080 to FPGA		6		ШA
1	DCG PLL 1.1V current ⁽⁶⁾	Frame rate = 50Hz Input = 1920 × 1080 to FPGA		6		mA
I(VDD_PLLD)		Frame rate = 60Hz Input = 1920 × 1080 to FPGA		210 3 194 3 6 6 6 6 28		ma
1	All 1.8V I/O current: (1.8V power supply fo	Frame rate = 50Hz Input = 1920 × 1080 to FPGA		28	48	mA
I(VCC18)	all I/O other than the host or parallel interface and the SPI flash interface)	Frame rate = 60Hz Input = 1920 × 1080 to FPGA		28	48	ШA
1	Host or parallel interface I/O current: 1.8V (includes IIC0, PDATA, video syncs, and	Frame rate = 50Hz Input = 1920 × 1080 to FPGA		2		mA
I(VCC_INTF)	HOST_IRQ pins) ⁽⁶⁾	Frame rate = 60Hz Input = 1920 × 1080 to FPGA		2		ШA
	Flash interface I/O current: 1.8 to $3.3V^{(6)}$	Frame rate = 50Hz Input = 1920 × 1080 to FPGA		1		mA
I(VCC_FLSH)		Frame rate = 60Hz Input = 1920 × 1080 to FPGA		6 6 6 28 48 28 48 2 2 2 2 1	ША	

(1) Assumes nominal process, voltage, and temperature (25°C nominal ambient) with nominal input images.

(2) Assumes worst case process, maximum voltage, and high nominal ambient temperature of 65°C with worst case input image.

(3) Values assume all pins using 1.1V are tied together (including VDDLP12), and programmable host and flash I/O are at the minimum nominal voltage (that is 1.8V).

(4) Input image is 1920 × 1080 (1080p) 24 bits using reduced VESA timings on the parallel interface at the frame rate shown with the 0.23in 1080p (DLP230NP/NPSE) DMD. The controller has the CAIC and LABB algorithms turned off.

(5) The values do not take into account software updates or customer changes that may affect power performance.

(6) This rail was not measured due to board limitations. Simulation values are used instead. Simulations assume 12.5% activity factor, 30% clock gating on appropriate domains, and mixed SVT (standard threshold voltage) or HVT (high threshold voltage) cells.



5.6 Pin Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER ⁽³⁾			TEST CONDITIONS ⁽⁴⁾	MIN	TYP MAX	UNI	
		I ² C buffer (I/O type 7)		0.7 × VCC_INTF	See (1)		
		I/O type 1, 2, 3, 6, 8 except pins noted in (2)	VCC18 = 1.8V	1.17	3.6		
		I/O type 1, 6 for pins noted in ⁽²⁾	VCC18 = 1.8V	1.3	3.6		
V	High-level input	I/O type 5, 9, 11	VCC_INTF = 1.8V	1.17	3.6	v	
• IH	threshold voltage	I/O type 12, 13	VCC_FLSH = 1.8V	1.17	3.6		
		I/O type 5, 9, 11	VCC_INTF = 2.5V	1.7	3.6		
/IH threshold voltage		I/O type 12, 13	VCC_FLSH = 2.5V	1.7	3.6		
	Low-level input threshold voltage IC buffer (I/O type 7) CC 18 = 1.8V 0.7 × VCC_INTF See High-level input threshold voltage I/O type 1, 2, 3, 6, 8 except pins noted in I ² VCC18 = 1.8V 1.17 3 I/O type 1, 6 for pins noted in I ² VCC18 = 1.8V 1.17 3 3 I/O type 5, 9, 11 VCC_INTE = 2.5V 1.17 3 I/O type 5, 9, 11 VCC_INTE = 2.5V 1.7 3 I/O type 5, 9, 11 VCC_INTE = 3.3V 2.0 3 I/O type 5, 9, 11 VCC_FLSH = 2.5V 1.7 3 I/O type 12, 13 VCC_FLSH = 3.3V 2.0 3 I/O type 12, 3, 6, 8 except pins noted in I ² VCC18 = 1.8V -0.3 0.0 I/O type 1, 2, 3, 6, 8 except pins noted in I ² VCC18 = 1.8V -0.3 0.0 I/O type 1, 2, 13 VCC_FLSH = 2.5V -0.3 0.0 I/O type 12, 13 VCC_FLSH = 3.3V -0.3 0.0 I/O type 12, 13 VCC_FLSH = 3.3V -0.3 0.0 I/O type 12, 13 VCC_FLSH = 2.5V -0.3 0.0 <	3.6					
		I/O type 12, 13	TEST CONDITIONS ⁽⁴⁾ MIN TYP MAX 0.7 × VCC_INTF See ⁽¹⁾ VCC18 = 1.8V 1.17 3.6 VCC18 = 1.8V 1.17 3.6 VCC_INTF = 1.8V 1.17 3.6 VCC_FLSH = 1.8V 1.17 3.6 VCC_INTF = 2.5V 1.7 3.6 VCC_INTF = 3.3V 2.0 3.6 VCC_FLSH = 2.5V 1.7 3.6 VCC_INTF = 3.3V 2.0 3.6 VCC_FLSH = 3.3V 2.0 3.6 VCC_INTF = 3.3V 2.0 3.6 VCC_INTF = 1.8V -0.3 0.63 VCC_INTF = 1.8V -0.3 0.63 VCC_FLSH = 1.8V -0.3 0.63 VCC_INTF = 3.3V -0.3 0.7 VCC_INTF = 3.3V -0.3 0.7 VCC_INTF = 3.3V -0.3 0.8 VCC_INTF = 3.3V -0.3 0.8 VCC_INTF = 1.8V 1.35 VCC_INTF VCC_INTF = 1.8V 1.35 VCC_INTF VCC_INTF = 2.5V <td></td>				
		I ² C buffer (I/O type 7)		-0.5			
		I/O type 1, 2, 3, 6, 8 except pins noted in $^{(2)}$	VCC18 = 1.8V	-0.3	0.63		
		I/O type 1, 6 for pins noted in ⁽²⁾	VCC18 = 1.8V	-0.3	0.5	0.5	
V.,		I/O type 5, 9, 11	VCC_INTF = 1.8V	-0.3	0.63	v	
• IL	threshold voltage	I/O type 12, 13	VCC_FLSH = 1.8V	-0.3	0.63	v	
		I/O type 5, 9, 11	VCC_INTF = 2.5V	-0.3	0.7		
		I/O type 12, 13	VCC_FLSH = 2.5V	-0.3	0.7		
		I/O type 5, 9, 11	VCC_INTF = 3.3V	-0.3	0.8		
		I/O type 12, 13	VCC_FLSH = 3.3V	-0.3	0.8		
		I/O type 1, 2, 3, 6, 8	VCC18 = 1.8V	1.35			
		I/O type 5, 9, 11	VCC_INTF = 1.8V	1.35		-	
		I/O type 12, 13	VCC_FLSH = 1.8V	1.3 3.0 $3V$ 1.17 3.0 $8V$ 1.17 3.0 $5V$ 1.7 3.0 $5V$ 1.7 3.0 $3V$ 2.0 3.0 -0.5 VCC_{INTH} 0.3 -0.3 0.6 0.3 -0.3 0.6 0.6 V -0.3 0.6 V 0.4 0.4 V 0.4 0.4 V 0.4 <td></td>			
V _{ОН}		I/O type 5, 9, 11	VCC_INTF = 2.5V			v	
	voltage	I/O type 12, 13	VCC_FLSH = 2.5V	1.7			
		I/O type 5, 9, 11	VCC_INTF = 3.3V	2.4			
		I/O type 12, 13	VCC_FLSH = 3.3V	2.4			
		I ² C buffer (I/O type 7)	VCC_INTF > 2V		0.4		
		I ² C buffer (I/O type 7)	VCC_INTF < 2V				
		I/O type 1, 2, 3, 6, 8	VCC18 = 1.8V		0.45		
	l ow-level output	I/O type 5, 9, 11	VCC_INTF = 1.8V		0.45		
V _{OL}		I/O type 12, 13			0.45	V	
		I/O type 5, 9, 11	VCC_INTF = 2.5V		0.7		
		I/O type 12, 13	VCC_FLSH = 2.5V		0.7		
		I/O type 5, 9, 11	VCC_INTF = 3.3V		0.4		
		I/O type 12, 13	VCC FLSH = 3.3V		0.4		



5.6 Pin Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARA	METER ⁽³⁾	TEST CONDITIONS ⁽⁴⁾	MIN	ТҮР	MAX	UNIT
		I/O type 2, 4	VCC18 = 1.8V	2			
		I/O type 5	VCC_INTF = 1.8V	2			
		I/O type 1	VCC18 = 1.8V	3.5			
		I/O type 9	VCC_INTF = 1.8V	3.5			
		I/O type 13	VCC_FLSH = 1.8V	3.5			
	High-level output	I/O type 3	VCC18 = 1.8V	10.6			m۸
I _{OH}	current ⁽⁵⁾	I/O type 5	VCC_INTF = 2.5V	5.4			mA
		I/O type 9, 13	VCC_INTF = 2.5V	10.8			
		I/O type 13	VCC_FLSH = 2.5V	10.8			
		I/O type 5	VCC_INTF = 3.3V	7.8			
		I/O type 9	VCC_INTF = 3.3V	15			
		I/O type 13	VCC_FLSH = 3.3V	15			
		I ² C buffer (I/O type 7)		3			
		I/O type 2, 4	VCC18 = 1.8V	2.3			
		I/O type 5	VCC_INTF = 1.8V	2.3			
		I/O type 1	VCC18 = 1.8V	4.6			
		I/O type 9	VCC_INTF = 1.8V	4.6			
		I/O type 13	VCC_FLSH = 1.8V	4.6			
I _{OL}	Low-level output current ⁽⁶⁾	I/O type 3	VCC18 = 1.8V	13.9			mA
	ourient	I/O type 5	VCC_INTF = 2.5V	5.2			
		I/O type 9	VCC_INTF = 2.5V	10.4			
		I/O type 13	VCC_FLSH = 2.5V	10.4			
		I/O type 5	VCC_INTF = 3.3V	4.4			
		I/O type 9	VCC_INTF = 3.3V	8.9			
		I/O type 13	VCC_FLSH = 3.3V	8.9			



5.6 Pin Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARA		TEST CONDITIONS ⁽⁴⁾	MIN	ТҮР	MAX	UNIT
		I ² C buffer (I/O type 7)	$V_{I2C buffer} < 0.1 \times VCC_INTF or V_{I2C buffer} > 0.9 \times VCC_INTF$	-10		10	
		I/O type 1, 2, 3, 6, 8	VCC18 = 1.8V	-10		10	
	High-impedance	I/O type 5, 9, 11	VCC_INTF = 1.8V	-10		10	
I _{OZ}	leakage current	I/O type 12, 13	VCC_FLSH = 1.8V	-10		10	μA
		I/O type 5, 9, 11	VCC_INTF = 2.5V	-10		10	
		I/O type 12, 13	VCC_FLSH = 2.5V	-10		10	
		I/O type 5, 9, 11	VCC_INTF = 3.3V	-10		10	
		I/O type 12, 13	VCC_FLSH = 3.3V	-10		10	
		I ² C buffer (I/O type 7)				5	
		I/O type 1, 2, 3, 6, 8	VCC18 = 1.8V	2.6		3.5	
		I/O type 5, 9, 11	VCC_INTF = 1.8V	2.6		3.5	
		I/O type 12, 13	VCC_FLSH = 1.8V	2.6		3.5	
CI	Input capacitance	I/O type 5, 9, 11	VCC_INTF = 2.5V	2.6		3.5	pF
	(including package)	I/O type 12, 13	VCC_FLSH = 2.5V	2.6		3.5	P1
		I/O type 5, 9, 11	VCC_INTF = 3.3V	2.6		3.5	
		I/O type 12, 13	VCC_FLSH = 3.3V	2.6		3.5	
		SubLVDS – DMD high speed (I/O type 4)	VCC18 = 1.8V			3	

(1) I/O is high voltage tolerant; that is, if VCC_INTF = 1.8V, the input is 3.3V tolerant, and if VCC_INTF = 3.3V, the input is 5V tolerant.

(2) Controller pins CMP_OUT, PARKZ, RESETZ, and GPIO_00 through GPIO_19 have slightly varied V_{IH} and V_{IL} ranges from other 1.8V I/O.

(3) The I/O type refers to the type defined in $\frac{1}{5}$ 4-3.

(4) Test conditions that define a value for VCC18, VCC_INTF, or VCC_FLSH show the nominal voltage that the specified I/O's supply reference is set to.

(5) At a high-level output signal, the given I/O will be able to output at least the minimum current specified.

(6) At a low-level output signal, the given I/O will be able to sink at least the minimum current specified.

5.7 Internal Pullup and Pulldown Electrical Characteristics

over operating free-air temperature (unless otherwise noted) (2)

INTERNAL PULLUP AND PULLDOWN RESISTOR CHARACTERISTICS	TEST CONDITIONS ⁽¹⁾	MIN	МАХ	UNIT
	VCCIO = 3.3V	29	63	
Weak pullup resistance	VCCIO = 2.5V	38	90	kΩ
	VCCIO = 1.8V	56	148	
	VCCIO = 3.3V	30	72	
Weak pulldown resistance	VCCIO = 2.5V	36	101	kΩ
	VCCIO = 1.8V	52	167	

(1) The resistance is dependent on VCCIO, the pin's supply reference (see a given pins supply reference in 表 4-3).

(2) An external 8-kΩ pullup or pulldown (if needed) would work for any voltage condition to correctly pull enough to override any associated internal pullups or pulldowns.




5.8 DMD SubLVDS Interface Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CM}	Common mode voltage		0.8	0.9	1.0	V
V _{CM} (Δpp) ⁽¹⁾	V _{CM} change peak-to-peak (during switching)				75	mV
V _{CM} (Δss) ⁽¹⁾	V _{CM} change steady state		-10		10	mV
V _{OD} ⁽²⁾	Differential output voltage magnitude		170	250	350	mV
V _{OD} (Δ)	V _{OD} change (between logic states)		-10		10	mV
V _{OH}	Single-ended output voltage high		0.825	1.025	1.175	V
V _{OL}	Single-ended output voltage low		0.625	0.775	0.975	V
Tx _{term}	Internal differential termination		80	100	120	Ω
Tx _{load}	100-Ω differential PCB trace (50-Ω transmission lines)		0.5		6	in

(1) See 🗵 5-1.

(2) V_{OD} is the differential voltage measured across a 100-Ω termination resistance connected directly between the transmitter differential pins. V_{OD} = V_P - V_N, where P and N are the differential output pins. |V_{OD}| is the magnitude of the peak-to-peak voltage swing across the P and N output pins (see 🛛 5-2). V_{CM} cancels out between signals when measured differentially, thus the reason V_{OD} swings relative to zero.



🛛 5-1. Common Mode Voltage



V_{CM} is removed when the signals are viewed differentially. ☑ 5-2. Differential Output Signal

5.9 DMD Low-Speed Interface Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER ⁽³⁾	TEST CONDITIONS	MIN	ΤΥΡ ΜΑΧ	UNIT
V _{OH(DC)}	DC output high voltage for DMD_LS_WDATA and DMD_LS_CLK		0.7 × VCC18		V
V _{OL(DC)}	DC output low voltage for DMD_LS_WDATA and DMD_LS_CLK			0.3 × VCC18	V
V _{OH(AC)} ⁽¹⁾	AC output high voltage for DMD_LS_WDATA and DMD_LS_CLK		0.8 × VCC18	VCC18 + 0.5	V
V _{OL(AC)} ⁽²⁾	AC output low voltage for DMD_LS_WDATA and DMD_LS_CLK		-0.5	0.2 × VCC18	V
Slew rate	DMD_LS_WDATA and DMD_LS_CLK	$V_{OL(DC)}$ to $V_{OH(AC)}$ for rising edge and $V_{OH(DC)}$ to $V_{OL(AC)}$ for rising edge	1.0	3.0	V/ns
	DMD_DEN_ARSTZ	$V_{OL(AC)}$ to $V_{OH(AC)}$ for rising edge	0.25		
	DMD_LS_RDATA		0.5		

(1) V_{OH(AC)} maximum applies to overshoot. When the DMD_LS_WDATA and DMD_LS_CLK lines include a proper 43-Ω series termination resistor, the DMD operates within the LPSDR input AC specifications.

(2) V_{OL(AC)} minimum applies to undershoot. When the DMD_LS_WDATA and DMD_LS_CLK lines include a proper 43-Ω series termination resistor, the DMD operates within the LPSDR input AC specifications.

(3) See 🛛 5-3 for DMD_LS_CLK, and DMD_LS_WDATA rise and fall times. See 🖾 5-4 for DMD_DEN_ARSTZ rise and fall times.




図 5-3. LS_CLK and LS_WDATA Slew Rate




図 5-4. DMD_DEN_ARSTZ Slew Rate



5.10 System Oscillator Timing Requirements

			MIN	NOM	MAX	UNIT
f _{clk}	Clock frequency, MOSC (primary oscillator clock) ⁽¹⁾		23.998	24.000	24.002	MHz
t _c	Cycle time, MOSC (clock period) ⁽¹⁾	See 🗵 5-5	41.663	41.667	41.670	ns
t _{w(H)}	Pulse duration as percent of t_c ⁽²⁾ , MOSC, high	50% to 50% reference points (signal)	40%	50%		
t _{w(L)}	Pulse duration as percent of t_c ⁽²⁾ , MOSC, low	50% to 50% reference points (signal)	40%	50%		
tt	Transition time ⁽²⁾ , MOSC	20% to 80% reference points (rising signal) 80% to 20% reference points (falling signal)			10	ns
t _{jp}	Long-term, peak-to-peak, period jitter ⁽²⁾ , MOSC (that is the deviation in period from ideal period due solely to high frequency jitter)				2%	

(1) The frequency accuracy for MOSC is ±200 PPM. This includes impact to accuracy due to aging, temperature, and trim sensitivity. The MOSC input does not support spread spectrum clock spreading.

(2) Applies only when driven by an external digital oscillator.




図 5-5. System Oscillators

5.11 Power Supply and Reset Timing Requirements

			MIN MAX	UNIT
t _{w(L)}	Pulse duration, active low, RESETZ	50% to 50% reference points (signal)	1.25	μs
t _r	Rise time, RESETZ ⁽¹⁾	20% to 80% reference points (signal)	0.5	μs
t _f	Fall time, RESETZ ⁽¹⁾	80% to 20% reference points (signal)	0.5	μs
t _{rise}	Rise time, VDD (during VDD ramp up at turn-on)	0.3V to 1.045V (VDD)	1	ms

(1) For more information on RESETZ, see セクション 4.




図 5-6. Power-Up and Power-Down RESETZ Timing

資料に関するフィードバック(ご意見やお問い合わせ)を送信 19




5.12 Parallel Interface Frame Timing Requirements

See セクション 10.1.2.3 for additional information.

		MIN	MAX	UNIT
Pulse duration – default VSYNC_WE high	50% reference points	1		lines
Vertical back porch (VBP) – time from the active edge of VSYNC_WE to the active edge of HSYNC_CS for the first active line ⁽¹⁾	50% reference points	2		lines
Vertical front porch (VFP) – time from the active edge of the HSYNC_CS following the last active line in a frame to the active edge of VSYNC_WE ⁽¹⁾	50% reference points	1		lines
Total vertical blanking – the sum of VBP and VFP $(t_{p_vbp}$ + $t_{p_vfp})$	50% reference points	See ⁽¹⁾		lines
Pulse duration – default HSYNC_CS high	50% reference points	4	128	PCLKs
Horizontal back porch (HBP) – time from the active edge of HSYNC_CS to the rising edge of DATAEN_CMD	50% reference points	4		PCLKs
Horizontal front porch (HFP) – time from the falling edge of DATAEN_CMD to the active edge of HSYNC_CS	50% reference points	8		PCLKs
	Vertical back porch (VBP) – time from the active edge of VSYNC_WE to the active edge of HSYNC_CS for the first active line ⁽¹⁾ Vertical front porch (VFP) – time from the active edge of the HSYNC_CS following the last active line in a frame to the active edge of VSYNC_WE ⁽¹⁾ Total vertical blanking – the sum of VBP and VFP (t _{p_vbp} + t _{p_vfp}) Pulse duration – default HSYNC_CS high Horizontal back porch (HBP) – time from the active edge of HSYNC_CS to the rising edge of DATAEN_CMD Horizontal front porch (HFP) – time from the falling edge of	Vertical back porch (VBP) – time from the active edge of VSYNC_WE to the active edge of HSYNC_CS for the first active line ⁽¹⁾ 50% reference points Vertical front porch (VFP) – time from the active edge of the HSYNC_CS following the last active line in a frame to the active edge of VSYNC_WE ⁽¹⁾ 50% reference points Total vertical blanking – the sum of VBP and VFP (t _{p_vbp} + t _{tp_vfp}) 50% reference points Pulse duration – default HSYNC_CS high 50% reference points Horizontal back porch (HBP) – time from the active edge of HSYNC_CS to the rising edge of DATAEN_CMD 50% reference points Horizontal front porch (HFP) – time from the falling edge of 50% reference points	Pulse duration – default VSYNC_WE high 50% reference points 1 Vertical back porch (VBP) – time from the active edge of VSYNC_WE to the active edge of HSYNC_CS for the first active line ⁽¹⁾ 50% reference points 2 Vertical front porch (VFP) – time from the active edge of the HSYNC_CS following the last active line in a frame to the active edge of VSYNC_WE ⁽¹⁾ 50% reference points 1 Total vertical blanking – the sum of VBP and VFP (t _{p_vbp} + t _{p_vfp}) 50% reference points See ⁽¹⁾ Pulse duration – default HSYNC_CS high 50% reference points 4 Horizontal back porch (HBP) – time from the active edge of HSYNC_CS to the rising edge of DATAEN_CMD 50% reference points 4	Pulse duration – default VSYNC_WE high 50% reference points 1 Vertical back porch (VBP) – time from the active edge of VSYNC_WE to the active edge of HSYNC_CS for the first active line ⁽¹⁾ 50% reference points 2 Vertical front porch (VFP) – time from the active edge of the HSYNC_CS following the last active line in a frame to the active edge of VSYNC_WE ⁽¹⁾ 50% reference points 1 Total vertical blanking – the sum of VBP and VFP (t _{p_vbp} + t _{p_vtp}) 50% reference points See ⁽¹⁾ Pulse duration – default HSYNC_CS high 50% reference points 4 128 Horizontal back porch (HBP) – time from the active edge of HSYNC_CS to the rising edge of DATAEN_CMD 50% reference points 4

(1) The minimum total vertical blanking is defined by the following equation: $t_{p_tvb}(min) = 6 + [8 \times Max(1, Source_ALPF / DMD_ALPF)]$ lines

- where:
- SOURCE_ALPF = Input source active lines per frame
- DMD_ALPF = Actual DMD used lines per frame supported






5.13 Parallel Interface General Timing Requirements

			MIN	MAX	UNIT
f _{clock}	PCLK frequency		1.0	155.0	MHz
t _{p_clkper}	PCLK period	50% reference points	6.45	1000	ns
t _{p_clkjit}	PCLK jitter	Max f _{clock}		See (1)	
t _{p_wh}	PCLK pulse duration high	50% reference points	2.43		ns
t _{p_wl}	PCLK pulse duration low	50% reference points	2.43		ns
t _{p_su}	Setup time – HSYNC_CS, DATAEN_CMD, PDATA(23:0) valid before the active edge of PCLK	50% reference points	0.9		ns
t _{p_h}	Hold time – HSYNC_CS, DATAEN_CMD, PDATA(23:0) valid after the active edge of PCLK	50% reference points	0.9		ns
t _t	Transition time – all signals	20% to 80% reference points (rising signal) 80% to 20% reference points (falling signal)	0.2	2.0	ns
t _{setup} , 3DR	This is the setup time with respect to VSYNC ⁽²⁾	50% reference points	1.0		ms
t _{hold} , 3DR	This is the hold time with respect VSYNC ⁽³⁾	50% reference points	1.0		ms
		1			

Calculate clock jitter (in ns) using this formula: Jitter = $[1 / f_{clock} - 5.76 \text{ ns}]$. Setup and hold times must be met even with clock jitter. In other words, the 3DR signal must change at least 1.0 ms before VSYNC changes. (1)

- (2)
- (3) In other words, the 3DR signal must not change for at least 1.0 ms after VSYNC changes.



2 5-8. Parallel Interface Pixel Timing

5.14 Flash Interface Timing Requirements


The DLPC34xx flash memory interface consists of a SPI flash serial interface with a programmable clock rate. The DLPC34x6 can support 1- to 128-Mb flash memories.^{(2) (3) (4)}

			MIN	MAX	UNIT
f _{clock}	SPI_CLK frequency	See ⁽¹⁾	1.4	36.0	MHz
t _{p_clkper}	SPI_CLK period	50% reference points	27.8	704	ns
t _{p_wh}	SPI_CLK pulse duration high	50% reference points	352		ns
t _{p_wl}	SPI_CLK pulse duration low	50% reference points	352		ns
t _t	Transition time – all signals	20% to 80% reference points (rising signal) 80% to 20% reference points (falling signal)	0.2	3.0	ns
t _{p_su}	Setup time – SPI_DIN valid before SPI_CLK falling edge	50% reference points	10.0		ns
t _{p_h}	Hold time – SPI_DIN valid after SPI_CLK falling edge	50% reference points	0.0		ns
t _{p_clqv}	SPI_CLK clock falling edge to output valid time – SPI_DOUT and SPI_CSZ	50% reference points		1.0	ns
t _{p_clqx}	SPI_CLK clock falling edge output hold time – SPI_DOUT and SPI_CSZ	50% reference points	-3.0	3.0	ns

(1) This range include the ±200 ppm of the external oscillator (but no jitter).



- (2) Standard SPI protocol is to transmit data on the falling edge of SPI_CLK and capture data on the rising edge. The DLPC34x6 transmits data on the falling edge, but it also captures data on the falling edge rather than the rising edge. This provides support for SPI devices with long clock-to-Q timing. DLPC34xx hold capture timing has been set to facilitate reliable operation with standard external SPI protocol devices.
- (3) With the above output timing, DLPC34xx provides the external SPI device 8.2-ns input set-up and 8.2-ns input hold, relative to the rising edge of SPI_CLK.
- (4) For additional requirements of the external flash device, view the セクション 6.3.3.1 section.



🛛 5-9. Flash Interface Timing



5.15 Other Timing Requirements

		MIN	MAX	UNIT
t_{rise} , $all^{(1)}$ ⁽²⁾	20% to 80% reference points		10	ns
t_{fall} , all ⁽¹⁾ ⁽²⁾	80% to 20% reference points		10	ns
t _{rise} , PARKZ ⁽²⁾	20% to 80% reference points		150	ns
t _{fall} , PARKZ ⁽²⁾	80% to 20% reference points		150	ns
t_w , GPIO_08 (normal park) pulse width low ⁽³⁾		200		ms
I ² C baud rate			100	kHz

(1) Unless noted elsewhere, the following signal transition times are for all DLPC34xx signals.

(2) This is the recommended signal transition time to avoid input buffer oscillations.

(3) When the controller is turned off by setting PROJ_ON low, PROJ_ON must not be brought high again for at least 200ms. View セクショ ン 8.3 for additional requirements.

5.16 DMD SubLVDS Interface Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _R ⁽¹⁾	Differential output rise time				250	ps
t _F ⁽¹⁾	Differential output fall time				250	ps
t _{switch}	DMD HS clock switching rate			1200		Mbps
f _{clock}	DMD HS clock frequency			600		MHz
DCout	DMD HS clock output duty cycle		45%	50%	55%	

(1) Rise and fall times are defined for the differential V_{OD} signal as shown in \boxtimes 5-2.

5.17 DMD Parking Switching Characteristics

See (2)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{park}	Normal park time ⁽¹⁾				20	ms
t _{fast park}	Fast park time ⁽³⁾				32	μs

(1) Normal park time is defined as how long it takes the DLPC34xx controller to complete the parking of the DMD after it receives the normal park request (GPIO_08 goes low).

(2) The oscillator and power supplies must remain active for at least the duration of the park time. The power supplies must additionally be held on for a time after parking is completed to satisfy DMD requirements. See セクション 8.2 and the appropriate DMD or PMIC data sheet for more information.

(3) Fast park time is defined as how long it takes the DLPC34xx controller to complete the parking of the DMD after it receives the fast park request (PARKZ goes low).

5.18 Chipset Component Usage Specification

The DLPC34x6 is a component of a DLP chipset. Reliable function and operation of the DLP chipset requires that it be used with all components (DMD, PMIC, and controller) of the applicable DLP chipset.

表 5-1. DLPC3436 Supported DMDs and PMICs

DLPC3436 DLP Chipset					
DMD	DLP230NP				
	DLPA2000				
PMIC	DLPA2005				
F MIC	DLPA3000				
	DLPA3005				

表 5-2. DLPC3426 Supported DMDs and PMICs

DLPC3426 DLP Chipset				
DMD	DLP230NPSE			

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信 23



表 5-2. DLPC3426 Supported DMDs and PMICs (続き)

DLPC3426 DLP Chipset				
PMIC	DLPA3000			
FINIC	DLPA3005			

表 5-3. FPGA Supported Features

Feature	XC7Z020-1CLG484I4493	XC7S50-2CSGA324C4493	
1D Keystone Correction	Supported	Not Suppported	
Parallel Port (FPGA input)	Supported	Not Supported	
FPD-Link (FPGA input)	Supported	Supported	
3D input	Supported	Supported	
1080p Display Resolution	Supported	Supported	
Actuator PWM Driver	Supported	Supported	
Actuator Op-Amp Driver	Supported	Supported	

In addition to the required DLP chipset, the XC7Z020-1CLG484I4493 or XC7S50-2CSGA324C4493 FPGA is required to be used in conjunction with this particular DLP chipset.




6 Detailed Description

6.1 Overview

The DLPC3436 and DLPC3426 are the display controllers for the DLP230NP/NPSE .23 1080p digital micromirror devices (DMD). The DLPC34x6 controller is part of the chipset that contains the DLPC34x6 controller, the DLP230NP/NPSE (.23 1080p) DMD, and one of the DLPA2000, DLPA2005, DLPA3000, or DLPA3005 PMIC/LED drivers. All three components of the chipset must be used in conjunction with each other, along with the XC7Z020-1CLG484I4493 or XC7S50-2CSGA324C4493 FPGA, for reliable operation of the .23 1080p DMD. The DLPC34x6 display controller provides interfaces and data/image processing functions that are optimized for small form factor and power-constrained display applications. Applications include smartphones, tablets, laptops, battery-powered mobile accessories, wearable (near-eye) displays, smart home displays, and smart speakers. An application processor is needed to interface with the DLP Pico display subsystem.

6.2 Functional Block Diagram





6.3 Feature Description

6.3.1 Input Source Requirements

6.3.1.1 Input Frame Rates and 3-D Display Operation

表 6-1. Supported Input Source Ranges (to FPGA) ^{(1) (2) (3)}								
				SOURCE RESOL	UTION RANGE	5)		
INTERFACE	BITS PER PIXEL (max) ⁽⁴⁾	IMAGE TYPE	HORIZ	ONTAL	VER	TICAL	FRAME RATE RANGE	
		-	Landscape	Portrait	Landscape	Portrait		
Parallel	24	2D - qHD	960	N/A	540	N/A	$50 \pm 2 Hz,60 \pm 2 Hz,100 \pm 2 Hz,120 \pm 2 Hz,200 \pm 2 Hz,240 \pm 2 Hz$	
Parallel	24	2D - 1080p	1920	N/A	1080	N/A	50 ± 2 Hz, 60 ± 2 Hz	
Parallel	24	3D - qHD ⁽⁶⁾	960	N/A	540	N/A	100 ± 2 Hz, 120 ± 2 Hz	

(1) The application must remain within specifications for all source interface parameters such as maximum clock rate and maximum line rate.

(2) The maximum DMD pixel display resolution is 1920 × 1080 while system actuator is enabled.

(3) To achieve the ranges stated, the firmware must support the source parameters. Review the firmware release notes or contact TI to determine the latest available frame rate and input resolution support for a given firmware image.

(4) Bits per pixel does not necessarily equal the number of data pins used on the DLPC34xx controller. Fewer pins are used if multiple clocks are used per pixel transfer.

(5) The DLPC34x6 only supports landscape orientation.

(6) 3D video is formatted as frame sequential.

表 6-2. Supported FPGA Input Interface

INTERFACE	IMAGE TYPE	XC7Z020-1CLG484I4493	XC7S50-2CSGA324C4493				
Parallel	2D - qHD	Supported	Not Supported				
Parallel	2D - 1080p	Supported	Not Supported				
Parallel	3D - qHD	Supported	Not Supported				
FPD-Link	2D - qHD	Supported	Supported				
FPD-Link	2D - 1080p	Supported	Supported				
FPD-Link	3D - qHD	Supported	Supported				



The DLPC34x6 supports both 2D and 3D sources on the parallel interface. The frame and sub-frame timing for 2D sources is shown in \boxtimes 6-1 while the frame timing for 3D sources is shown in \boxtimes 6-3.






図 6-1. 2D Actuator Frame and Signal Timing

6.3.1.1.1 Parallel Interface Data Transfer Format

The data format on the PDATA(23:0) bus between the XC7Z020-1CLG484I4493 or XC7S50-2CSGA324C4493 FPGA, and the DLPC34x6 is always RGB888, as shown in \boxtimes 6-2.





It is possible to use image formats outside of RGB888, as well as FPD-Link as an alternative to parallel video input to the FPGA. When parallel video is used, formatting is preserved from the FPGA to the DLPC34x6 controller. When FPD-Link is used, video data is converted in the FPGA to RGB888 parallel video before being sent to the DLPC34x6 controller. In cases where parallel formats less than 24 bits are used, each color channel should have all input bits be MSB-aligned. LSBs will be treated by the FPGA as zeroes and passed through to

Copyright © 2024 Texas Instruments Incorporated




the DLPC34x6 controller appropriately. For more information, refer to the DLPC34x6 Board Reference Design Schematics found on the DLPC3436 product page and the DLPC3426 product page.

6.3.1.2 3D Display

For 3D sources, images must be frame sequential (L, R, L, ...) when input to the FPGA. Any processing required to unpack 3D images and to convert them to frame sequential input must be done by external electronics prior to inputting the images to the controller. Each 3D source frame input must contain a single eye frame of data, separated by a VSYNC, where an eye frame contains image data for a single left or right eye. The signal 3DR input to the controller indicates whether the input frame is for the left eye or right eye.

Each DMD frame is displayed at the same rate as the input interface frame rate. \boxtimes 6-3 shows the typical timing for a 50Hz or 60Hz 3D HDMI source frame, the input interface of the DLPC34x6 controller, and the DMD. In general, video frames sent over the HDMI interface pack both the left and right content into the same video frame. GPIO_04 is optionally sent to a transmitter on the system PCB for wirelessly transmitting a synchronization signal to 3D glasses (usually an IR sync signal). The glasses are then in phase with the DMD images displayed. Alternately, $\forall 2 \neq \forall \Rightarrow \exists \lor 6.3.7$ shows how DLP link pulses can be used instead.



(1) Left = 1, Right = 0


(2) 3DR must toggle at least 1ms before VSYNC.

図 6-3. 3D Frame and Signal Timing



6.3.2 Device Startup

- The HOST_IRQ signal is provided to indicate when the system has completed auto-initialization.
- While reset is applied, HOST_IRQ is tristated (an external pullup resistor pulls the line high).
- HOST_IRQ remains tristated (pulled high externally) until the boot process completes. While the signal is pulled high, this indicates that the controller is performing boot-up and auto-initialization.
- As soon as possible after the controller boots up, the controller drives HOST_IRQ to a logic high state to indicate that the controller is continuing to perform auto-initialization (no real state changes occur on the external signal).
- The software sets HOST_IRQ to a logic-low state at the completion of the auto-initialization process. At the falling edge of the signal, the initialization is complete.
- The DLPC34x6 controller is ready to receive commands through I²C or accept video over the parallel interface only after auto-initialization is complete.
- The controller initialization typically completes (HOST_IRQ goes low) within 2.94s of RESETZ being asserted. However, this time may vary (typically up to 0.3s) depending on the software version and the contents of the user-configurable auto-initialization file.



t0: rising edge of RESETZ; auto-initialization begins.

t1: falling edge of HOST_IRQ; auto-initialization is complete.

図 6-4. HOST_IRQ Timing

6.3.3 SPI Flash

6.3.3.1 SPI Flash Interface

The DLPC34x6 controller requires an external SPI serial flash memory device to store the firmware. Follow the below guidelines and requirements in addition to the requirements listed in the *Flash Interface Timing Requirements* section.

The controller supports a maximum flash size of 128Mb (16MB). See \pm 6-6 for example compatible flash options. The minimum required flash size depends on the size of the used firmware. The firmware size depends upon a variety of factors including the number of sequences, lookup tables, and splash images.

The DLPC34x6 controller uses a single SPI interface that complies to industry standard SPI flash protocol. The device will begin accessing the flash at a nominal 1.42MHz frequency before running at a nominal 30-MHz rate. The flash device must support these rates.

The controller has two independent SPI chip select (CS) control lines. Check that the flash device's chip select pin is connected to SPI0_CSZ0 as the controller's boot routine is executed from the device connected to the chip select zero. The boot routine uploads program code from flash memory to program memory and then transfers control to an auto-initialization routine within program memory.

The DLPC34x6 is designed to support any flash device that is compatible with the modes of operation, features, and performance as defined in $\frac{1}{5}$ 6-3, $\frac{1}{5}$ 6-4, and $\frac{1}{5}$ 6-5.



表 6-3. Additional DLPC34x6 SPI Flash Requirements

FEATURE	DLPC34x6 REQUIREMENT
SPI interface width	Single
SPI polarity and phase settings	SPI mode 0
Fast READ addressing	Auto-incrementing
Programming mode	Page mode
Page size	256 B
Sector size	4-KB sector
Block size	Any
Block protection bits	0 = Disabled
Status register bit(0)	Write in progress (WIP), also called flash busy
Status register bit(1)	Write enable latch (WEN)
Status register bits(6:2)	A value of 0 disables programming protection
Status register bit(7)	Status register write protect (SRWP)
Status register bits(15:8) (that is expansion status byte)	Because the DLPC34x6 controller supports only single-byte status register R/W command execution, it may not be compatible with flash devices that contain an expansion status byte. However, as long as the expansion status byte is considered optional in the byte 3 position and any write protection control in this expansion status byte defaults to unprotected, then the flash device is likely compatible with the DLPC34x6.

The DLPC34x6 controller is intended to support flash devices with program protection defaults of either enabled or disabled. The controller assumes the default is enabled and proceeds to disable any program protection as part of the boot process.

The DLPC34x6 issues these commands during the boot process:

- A write enable (WREN) instruction to request write enable, followed by
- A read status register (RDSR) instruction (repeated as needed) to poll the write enable latch (WEL) bit
- After the write enable latch (WEL) bit is set, a write status register (WRSR) instruction that writes 0 to all 8 bits (this disables all programming protection)

Prior to each program or erase instruction, the DLPC34x6 controller issues similar commands:

- A write enable (WREN) instruction to request write enable, followed by
- A read status register (RDSR) instruction (repeated as needed) to poll the write enable latch (WEL) bit
- After the write enable latch (WEL) bit is set, the program or erase instruction

Note that the flash device automatically clears the write enable status after each program and erase instruction.

5. 6-4 and **. .** 6-5 list the specific instruction OpCode and timing compatibility requirements. The DLPC34x6 controller does not adapt protocol or clock rate based on the flash type connected.

表 6-4. SPI Flash Instruction OpCode and Access Profile Compatibility Requirements

SPI FLASH COMMAND	BYTE 1 (OPCODE)	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6
Fast READ (1 output)	0x0B	ADDRS(0)	ADDRS(1)	ADDRS(2)	dummy	DATA(0) ⁽¹⁾
Read status	0x05	N/A	N/A	STATUS(0)		
Write status	0x01	STATUS(0)	See ⁽²⁾			
Write enable	0x06					
Page program	0x02	ADDRS(0)	ADDRS(1)	ADDRS(2)	DATA(0) ⁽¹⁾	
Sector erase (4 KB)	0x20	ADDRS(0)	ADDRS(1)	ADDRS(2)		
Chip erase	0xC7					

(1) Shows the first data byte only. Data continues.

(2) Access to a second (expansion) write status byte not supported by the DLPC34x6 controller.

表 6-5 and the *Flash Interface Timing Requirements* section list the specific timing compatibility requirements for a DLPC34x6 compatible flash device.

SPI FLASH TIMING PARAMETER (1) (2)	SYMBOL	ALTERNATE SYMBOL	MIN	MAX	UNIT			
Access frequency (all commands)	FR	f _C	≤ 1.4	≥ 30.1	MHz			
Chip select high time (also called chip select deselect time)	t _{SHSL}	t _{СSH}	≤ 200		ns			
Output hold time	t _{CLQX}	t _{HO}	≥ 0		ns			
Clock low to output valid time	t _{CLQV}	t _V		≤ 11	ns			
Data in set-up time	t _{DVCH}	t _{DSU}	≤ 5		ns			
Data in hold time	t _{CHDX}	t _{DH}	≤ 5		ns			

表 6-5. SPI Flash Key Timing Parameter Compatibility Requirements

In order for the DLPC34x6 controller to support 1.8V, 2.5V, or 3.3V serial flash devices, the VCC_FLSH pin must be supplied with the corresponding voltage. \gtrsim 6-6 contains a list of validated 1.8V, 2.5V, or 3.3V compatible SPI serial flash devices supported by the DLPC34x6 controller.

表 6-6. DLPC34x6 Compatible SPI Flash Device Options (3.3V Compatible Devices) ⁽¹⁾

DVT ⁽²⁾ DENSITY (Mb)		DVT ⁽²⁾ DENSITY (Mb) VENDOR		PACKAGE SIZE	
Yes	32Mb	Winbond	W25Q32FVSSIG	5.2mm × 7.9mm, 8-pin SOIC	
Yes	64Mb	Winbond	W25Q64FVSSIG	5.2mm × 7.9mm, 8-pin SOIC	

(1) The flash supply voltage must match VCC_FLSH on the DLPC34x6. Special attention needs to be paid when ordering devices to be sure the desired supply voltage is attained as multiple voltage options are often available under the same base part number.

(2) All of the flash devices shown are compatible with the DLPC34x6, but only those marked with yes in the DVT column have been validated during TI validation testing using a TI reference design. Those marked with no can be used at the ODM's own risk. Other parts than those shown can be used if the timing conditions are met.

6.3.3.2 SPI Flash Programming

The SPI pins of the flash can be driven directly for flash programming, while the DLPC34xx controller I/Os are tristated. SPI0_CLK, SPI0_DOUT, and SPI0_CSZ0 I/O can be tristated by holding RESETZ in a logic low state while power is applied to the controller. The logic state of the SPI0_CSZ1 pin is not affected by this action. Alternatively, the DLPC34xx controller can program the SPI flash when commanded through an I²C if a valid firmware image has already been loaded and the controller is operational.

6.3.4 I²C Interface


Both of the DLPC34xx I²C interface ports support a 100kHz baud rate. Because I²C interface transactions operate at the speed of the slowest device on the bus, there is no requirement to match the speed of all devices in the system.




6.3.5 Content Adaptive Illumination Control (CAIC)

Content Adaptive Illumination control (CAIC) is part of the IntelliBright[®] suite of advanced image processing algorithms that adaptively enhances brightness and reduces power. In common, real-world image content, most pixels in the images are well below fullscale for the for the R (red), G (green), and B (blue) digital channels input to the DLPC34xx. As a result of this, the average picture level (APL) for the overall image is also well below full scale, and the dynamic range for the collective set of pixel values is not fully used. CAIC takes advantage of the headroom between the source image APL and the top of the available dynamic range of the display system.

CAIC evaluates images on a frame-by-frame basis and derives three unique digital gains, one for each of the R, G, and B color channel. During image processing, CAIC applies each gain to all pixels in the associated color channel. The calculated gain is applied to all pixels in that channel so that the pixels as a group collectively shift upward and as close to full scale as possible. To prevent any image quality degradation, the gains are set at the point where just a few pixels in each color channel are clipped. The Source Pixels for a Color Channel and Pixels for a Color Channel After CAIC Processing figures below show an example of the application of CAIC for one color channel.






(1) APL = 110

6-5. Source Pixels for a Color Channel

図 6-6. Pixels for a Color Channel After CAIC Processing

(2) Channel gain = 166/110 = 1.51

Above, \boxtimes 6-6 shows the gain that is applied to a color processing channel inside the DLPC34xx. Additionally, CAIC adjusts the power for the R, G, and B LED by commanding different LED currents. For each color channel of an individual frame, CAIC intelligently determines the optimal combination of digital gain and LED power. The user configurable CAIC settings heavily influence the amount of digital gain that is applied to a color channel and the LED power for that color.



(1) With CAIC enabled, if red and blue LEDs require less than nominal power for a given input image, the red and blue LED power will reduce.

図 6-7. CAIC Power Reduction Mode (for Constant Brightness)

As CAIC applies a digital gain to each color channel and adjusts the power to each LED, CAIC maintains the resulting color balance in the final image matches the target color balance for the projector system. Thus, the effective displayed white point of images is held constant by CAIC from frame to frame.

CAIC can be used to increase the overall image brightness while holding the total power for all LEDs constant, or CAIC can be used to hold the overall image brightness constant while decreasing LED power. In summary, CAIC has two primary modes of operation:

- Power reduction mode holds overall image brightness constant while reducing LED power
- Enhanced brightness mode holds overall LED power constant while enhancing image brightness

In power reduction mode, since the R, G, and B channels can be gained up by CAIC inside the DLPC34xx, the LED power can be reduced for any color channel until the brightness of the color on the screen is unchanged. Thus, CAIC can achieve an overall LED power reduction while maintaining the same overall image brightness as if CAIC was not used. \boxtimes 6-7 shows an example of LED power reduction by CAIC for an image where the red and blue LEDs can consume less power.

In enhanced brightness mode the R, G, and B channels can be gained up by CAIC with LED power generally being held constant. This results in an enhanced brightness with no power savings.

While there are two primary modes of operation described, the DLPC34xx actually operates within the extremes of pure power reduction mode and enhanced brightness mode. The user can configure which operating mode the DLPC34xx will more closely follow by adjusting the CAIC gain setting as described in the software programmer's guide.

In addition to the above functionality, CAIC also can be used as a tool with which FOFO (full-on full-off) contrast on a projection system can be improved. While operating in power reduction mode, the DLPC34xx reduces LED power as the intensity of the image content for each color channel decreases. This will result in the LEDs operating at nominal settings with full-on content (a white screen) and reducing power output until the dimmest possible content (a black screen) is reached. In this latter case, the LEDs will be operating at minimum power output capacity and thus producing the minimum possible amount of off-state light. This optimization provided by CAIC will thereby improve FOFO contrast ratio. The given contrast ratio will further increase as nominal LED current (full-on state) is increased.



6.3.6 Local Area Brightness Boost (LABB)

Local area brightness boost (LABB), part of the IntelliBright[™] suite of advanced image processing algorithms, adaptively gains up regions of an image that are dim relative to the average picture level. The controller applies significant gain to some regions of the image, and applies little or no gain to other regions. The LABB algorithm evaluates images frame-by-frame and calculates the local area gains to be used for each image. Since many images have a net overall boost in gain, even if the controller applies no gain to some parts of the image, the controller boosts the overall perceived brightness of the image.

8 6-8 shows a split screen example of the impact of the LABB algorithm for an image that includes dark areas.



図 6-8. LABB Enabled (Left Side) and LABB Disabled (Right Side)

The LABB algorithm operates most effectively when ambient light conditions are used to help determine the decision about the strength of gains utilized. For this reason, it may be useful to include an ambient light sensor in the system design that is used to measure the display screen's reflected ambient light. This sensor can assist in dynamically controlling the LABB strength. Set the LABB gain higher for bright rooms to help overcome washed out images. Set the LABB gain lower in dark rooms to prevent overdriven pixel intensities in images.

6.3.7 3D Glasses Operation


When using 3D glasses (with 3D video input and appropriate software support), the controller outputs sync information to align the left eye and right eye shuttering in the glasses with the displayed DMD image frames. 3D glasses typically use either Infrared (IR) transmission or DLP Link[™] technology to achieve this synchronization.

One glasses type uses an IR transmitter on the system PCB to send an IR sync signal to an IR receiver in the glasses. In this case, the DLPC34xx controller output signal GPIO_04 can be used to cause the IR transmitter to send an IR sync signal to the glasses. \boxtimes 6-9 shows the timing sequence for the GPIO_04 signal.

The second type of glasses relies on sync information that is encoded into the light that is output from the projection lens. This approach uses the DLP Link feature for 3D video. Many 3D glasses from different suppliers are built using this method. The advantage of using the DLP Link feature is that it takes advantage of existing projector hardware to transmit the sync information to the glasses. This method may give an advantage in cost, size, and power savings in the projector.



When using DLP Link technology, one light pulse per DMD frame is output from the projection lens while the glasses have both shutters closed. To achieve this, the DLPC34xx tells the DLPAxxxx when to turn on the illumination source (typically LEDs or lasers) so that an encoded light pulse is output once per DMD frame. Because the shutters in the glasses are both off when the pulse is sent, the projector illumination source is also off except when the light is sent to create the pulse. The pulses may use any color; however, due to the transmission property of the eye-glass LCD shutter lenses and the sensitivity of the white-light sensor used on the eye-glasses, it is highly recommended that blue is not used for pulses. Red pulses are the recommended color to use. \boxtimes 6-9 shows 3D timing information. \boxtimes 6-10 and \gtrsim 6-7 show the timing for the light pulses when using the DLP Link feature.




(2) 3DR must toggle 1 ms before VSYNC.

t1: both shutters turned off.

t2: next shutter turned on.







The time offset of DLP Link pulses at the end of a subframe alternates between B and B+D where D is the delta offset.

3 6-10. 3D DLP Link Pulse Timing

HDMI SOURCE FRAME	DLPC34xx INPUT	A	В	С	D	E
RATE (Hz) ⁽¹⁾	FRAME RATE (Hz)	(µs)	(µs)	(µs)	(µs)	(µs)
49.0	98	20 – 32 (31.8 nominal)	> 500	> 622	128 – 163 (161.6 nominal)	> 2000
50.0	100	20 – 32 (31.2 nominal)	> 500	> 658	128 – 163 (158.4 nominal)	> 2000
51.0	102	20 – 32 (30.6 nominal)	> 500	> 655	128 – 163 (155.3 nominal)	> 2000
59.0	118	20 – 32 (26.4 nominal)	> 500	> 634	128 – 163 (134.2 nominal)	> 2000
60.0	120	20 – 32 (26.0 nominal)	> 500	> 632	128 – 163 (132.0 nominal)	> 2000
61.0	122	20 – 32 (25.6 nominal)	> 500	> 630	128 – 163 (129.8 nominal)	> 2000

表 6-7. 3D DLP Link Timing

(1) Timing parameter C is always the sum of B+D.



6.3.8 Test Point Support

The DLPC34xx test point output port, TSTPT_(7:0), provides selected system calibration and controller debug support. These test points are inputs when reset is applied. These test points are outputs when reset is released. The controller samples the signal state upon the release of system reset and then uses the captured value to configure the test mode until the next time reset is applied. Because each test point includes an internal pulldown resistor, external pullups must be used to modify the default test configuration.

The default configuration (b000) corresponds to the TSTPT_(2:0) outputs remaining tri-stated to reduce switching activity during normal operation. For maximum flexibility, a jumper to external pullup resistors is recommended for TSTPT_(2:0). The pullup resistors on TSTPT_(2:0) can be used to configure the controller for a specific mode or option. TI does not recommend adding pullup resistors to TSTPT_(7:3) due to potentially adverse effects on normal operation. For normal use TSTPT_(7:3) should be left unconnected. The test points are sampled only during a 0-to-1 transition on the RESETZ input, so changing the configuration after reset is released does not have any effect until the next time reset asserts and releases. $\gtrsim 6-8$ describes the test mode selections for one programmable scenario defined by TSTPT_(2:0).

2 0-0. Test mode Selection Scenario Denned by 1011 1_(2.0)				
NO SWITCHING ACTIVITY	CLOCK DEBUG OUTPUT			
TSTPT_(2:0) = 0b000	TSTPT_(2:0) = 0b010			
HI-Z	60 MHz			
HI-Z	30 MHz			
HI-Z	0.7 to 22.5 MHz			
HI-Z	HIGH			
HI-Z	LOW			
HI-Z	HIGH			
HI-Z	HIGH			
HI-Z	7.5 MHz			
	NO SWITCHING ACTIVITY TSTPT_(2:0) = 0b000 HI-Z HI-Z			

表 6-8 Test Mode	Selection Scenario	Defined by	V TSTPT (2.0)	
	Selection Scenario	Denneu D	Y IJIFI (2.0)	1

(1) These are default output selections. Software can reprogram the selection at any time.



6.3.9 DMD Interface

The DLPC34x6 controller DMD interface consists of one high-speed (HS), 1.8V SubLVDS, output-only interface and one low-speed (LS), 1.8V LVCMOS SDR interface with a typical fixed clock speed of 120MHz.

6.3.9.1 SubLVDS (HS) Interface

The DLP230NP/NPSE (.23 Full HD) DMD does not require all of the available output data lanes of the controller. Internal software selection allows the controller to support multiple DMD interface swap configurations. These options can improve board layout by remapping specific combinations of DMD interface lines to other DMD interface lines as needed. 5-9shows the two options available for the DLP230NP (.23 Full HD) DMD specifically.

DLPC34x6 CONTROLLER	3-LANE DMD ROUTING OPTIONS	DMD PINS
OPTION 1	OPTION 2	
HS_WDATA_D_P	HS_WDATA_E_P	Input DATA_p_0
HS_WDATA_D_N	HS_WDATA_E_N	Input DATA_n_0
HS_WDATA_C_P	HS_WDATA_F_P	Input DATA_p_1
HS_WDATA_C_N	HS_WDATA_F_N	Input DATA_n_1
HS_WDATA_B_P	HS_WDATA_G_P	Input DATA_p_2
HS_WDATA_B_N	HS_WDATA_G_N	Input DATA_n_2
HS_WDATA_A_P	HS_WDATA_H_P	Input DATA_p_3
HS_WDATA_A_N	HS_WDATA_H_N	Input DATA_n_3
HS_WDATA_H_P	HS_WDATA_A_P	Input DATA_p_4
HS_WDATA_H_N	HS_WDATA_A_N	Input DATA_n_4
HS_WDATA_G_P	HS_WDATA_B_P	Input DATA_p_5
HS_WDATA_G_N	HS_WDATA_B_N	Input DATA_n_5
HS_WDATA_F_P	HS_WDATA_C_P	Input DATA_p_6
HS_WDATA_F_N	HS_WDATA_C_N	Input DATA_n_6
HS_WDATA_E_P	HS_WDATA_D_P	Input DATA_p_7
HS_WDATA_E_N	HS_WDATA_D_N	Input DATA_n_7

表 6-9. DLP230NP/NPSE (.23 Full HD) DMD – Controller to 8-Lane DMD Pin Mapping Options






図 6-11. DLP230NP/NPSE (.23 Full HD) DMD Interface Example

The sub-LVDS high-speed interface waveform quality and timing on the DLPC34x6 controller depends on the total length of the interconnect system, the spacing between traces, the characteristic impedance, etch losses, and how well matched the lengths are across the interface. Thus, ensuring positive timing margin requires attention to many factors.

In an attempt to minimize the signal integrity analysis that would otherwise be required, the *DMD Control and Sub-LVDS Signals* layout section is provided as a reference of an interconnect system that satisfy both waveform quality and timing requirements (accounting for both PCB routing mismatch and PCB signal integrity). Variation from these recommendations may also work, but should be confirmed with PCB signal integrity analysis or lab measurements.

6.4 Device Functional Modes

The DLPC34xx controller has two functional modes (ON and OFF) controlled by a single pin, PROJ_ON (GPIO_08).

- When the PROJ_ON pin is set high, the controller powers up and can be programmed to send data to the DMD.
- When the PROJ_ON pin is set low, the controller powers down and consumes minimal power.

6.5 Programming

The DLPC34xx controller contains an Arm[®] Cortex[®]-M3 processor with additional functional blocks to enable video processing and control. TI provides software as a firmware image. The customer is required to flash this firmware image onto the SPI flash memory. The DLPC34xx controller loads this firmware during startup and regular operation. The controller and its accompanying DLP chipset requires this proprietary software to operate. The available controller functions depend on the firmware version installed. Different firmware is required for different chipset combinations (such as when using different PMIC devices). See *Documentation Support* at the end of this document or contact TI to view or download the latest published software.



Users can modify software behavior through I²C interface commands. For a list of commands, view the software user's guide accessible through the *Documentation Support* page.



7 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

7.1 Application Information

The DLPC34x6 controller is used with the DLP230NP/NPSE (.23 Full HD) DMD to provide a reliable display solution for many data and video display applications. The DMDs are spatial light modulators that reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the controller.

Click these links to find more information about typical applications:

Mobile projector, Smart display, Smartphone, Tablet (multimedia), Augmented reality glasses, Smart home display, or Pico projector.

7.2 Typical Application

A typical application when using a DLPC34x6 controller with a DLP230NP/NPSE (.23 Full HD) and a DLPA200x or DLPA300x PMIC/LED driver is to create a Pico projector embedded in a handheld product. For example, a Pico projector may be embedded in a smartphone, tablet, camera, or camcorder. The controller in the Pico projector embedded module typically receives images from a host processor within the product.









図 7-1. Typical Application Diagram (using DLPA200x)







7.2.1 Design Requirements

A Pico projector is comprised of a DLP230NP/NPSE (.23 Full HD) DMD, a DLPC34x6 controller, a XC7Z020-1CLG484I4493 or XC7S50-2CSGA324C4493 FPGA, and a DLPAxxxx PMIC/LED driver. The controller does the digital image processing, the DLPAxxxx provides the needed analog functions for the projector, and DMD is the display device for producing the projected image.

In addition to the three DLP chips in the chipset, other chips may be needed. At a minimum a flash part is needed to store the software and firmware to control the controller. In addition, a flash part is needed to store the FPGA program.

The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the Pico projector.

The entire Pico projector can be turned on and off by using a single signal called PROJ_ON. When PROJ_ON is high, the projector turns on and begins displaying images. When PROJ_ON is set low, the projector turns off and draws just microamps of current on SYSPWR. When PROJ_ON is set low, the projector chipset turns off and draws just microamps of current on SYSPWR. If 1.8V is supplied separately from the PMIC (as is the case with the DLPA200x), when PROJ_ON is set low, the 1.8V supply can continue to be left at 1.8V and used by other non-projector sections of the product.


7.2.2 Detailed Design Procedure

For connecting together the DLP230NP/NPSE (.23 Full HD) DMD, DLPC34x6 controller, XC7Z020-1CLG484I4493 or XC7S50-2CSGA324C4493 FPGA, and DLPAxxxx PMIC/LED Driver, see the reference design schematic and board layout on the DLPC3436 and DLPC3426 product page. When a circuit board layout is created from this schematic, a small circuit board is possible. Follow the layout guidelines to design a reliable projector.

It is typical for an optical engine manufacturer to supply the optical engine that includes the LED packages and a mounted DMD. These manufacturers specialize in designing optics for DLP projectors. There exists production-ready optical modules, optical module manufacturers, and design houses.

7.2.3 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents is shown in \boxtimes 7-3. For the LED currents shown, it is assumed that the same current amplitude is applied to the red, green, and blue LEDs. The shape of the curve depends on the LED devices used as well as the LED system-level heat sink implementation.



Copyright © 2024 Texas Instruments Incorporated



8 Power Supply Recommendations

8.1 PLL Design Considerations

It is acceptable for the VDD_PLLD and VDD_PLLM to be derived from the same regulator as the core VDD. However, to minimize the AC noise component, apply a filter as recommended in the *PLL Power Layout* section.

8.2 System Power-Up and Power-Down Sequence

Although the DLPC34x6 requires an array of power supply voltages, (for example, VDD, VDDLP12, VDD_PLLM/D, VCC18, VCC_FLSH, VCC_INTF), because VDDLP12 is tied to the 1.1V VDD supply, then there are no restrictions regarding the relative order of power supply sequencing to avoid damaging the controller (This is true for both power-up and power-down scenarios). Similarly, there is no minimum time between powering-up or powering-down the different supplies if VDDLP12 is tied to the 1.1V VDD supply.

Although there is no risk of damaging the controller if the above power sequencing rules are followed, consider the following additional power sequencing recommendations for proper system operation.

- So that DLPC34x6 output signal states behave as expected, all controller I/O supplies should remain applied while VDD core power is applied. If VDD core power is removed while the I/O supply (VCC_INTF) is applied, then the output signal state associated with the inactive I/O supply goes to a high impedance state.
- Additional power sequencing rules may exist for devices that share the supplies with the controller, and thus these devices may force additional system power sequencing requirements.


Note that when V_{DD} core power is applied, but I/O power is not applied, additional leakage current may be drawn. This added leakage does not affect normal controller operation or reliability.

 \boxtimes 8-1, \boxtimes 8-2, and \boxtimes 8-3 show the controller power-up and power-down sequence for both the normal PARK and fast PARK operations of the DLPC34x6 controller.

注

During a normal park, maintain SYSPWR within specification for at least 50ms after PROJ_ON goes low. This is to allow the DMD to be parked and the power supply rails to safely power down. After 50ms, SYSPWR can be turned off. If a DLPA200x is used, it is also recommended that the 1.8V supply fed into the DLPA200x load switch be maintained within specification for at least 50ms after PROJ_ON goes low.






- t1: SYSPWR (VIN) applied to the PMIC. All other voltage rails are derived from SYSPWR.
- t2: All supplies reach 95% of their specified nominal value. Note HOST_IRQ may go high sooner if it is pulled up to a different external supply.
- t3: Point where RESETZ is deasserted (goes high). This indicates the beginning of the controller auto-initialization routine.
- t4: HOST_IRQ goes low to indicate initialization is complete. I²C is now ready to accept commands.
- (a): The typical delay between the PLL reference clock becoming active and RESETZ being deasserted (going high) is less than 1ms. PLL_REFCLK must be stable within 5ms of all power being applied, and may be active before power is applied.
- (b): There is a typical delay of 1.5s between being FPGA RESETZ being deasserted and FPGA_RDY being asserted (going high). This duration is due to FPGA boot logic.
- (c): There is a typical controller boot time of 100ms. PARKZ must be high before RESETZ releases to support auto-initialization. RESETZ must also be held low for at least 5ms after the power supplies are in specification.
- (d): There is a typical FPGA setup time of 2.75ms before the system completes boot process. During this period, the DLPC34x6 controller writes startup values to the FPGA registers.
- (e): After FPGA setup is complete, I²C now accepts commands.

図 8-1. DLPC34x6 Power-Up Timing






- t1: PROJ_ON goes low to begin the power down sequence.
- t2: The controller finishes parking the DMD.
- t3: Controller power supplies are turned off.
- (a): The DMD will be parked within 20ms of PROJ_ON being deasserted (going low). VDD, VDD_PLLM/D, VCC18, VCC_INITF, and VCC_FLSH power supplies and the PLL_REFCLK must be held within specification for a minimum of 20ms after PROJ_ON is deasserted (goes low). However, 20ms does not satisfy the typical shutdown timing of the entire chipset. It is therefore recommended to follow note (c).
- (b): DMD reset voltage regulation stops typically after 12ms of normal DMD park being completed.
- (c): It is recommended that SYSPWR not be turned off for 50ms after PROJ_ON is deasserted (goes low). This time allows the DMD to be parked, the controller to turn off, and the PMIC supplies to shut down.

図 8-2. DLPC34x6 Normal Power-Down





- t1: A fault is detected and PARKZ is asserted (goes low) to tell the controller to initiate a fast park of the DMD.
- t2: The controller finishes the fast park procedure.
- t3: Eventually all power supplies that were derived from SYSPWR collapse.
- t4: System is completely turned off.
- (a): VDD, VDD_PLLM/D, VCC18, VCC_INITF, and VCC_FLSH power supplies and the PLL_REFCLK must be held within specification for a minimum of 32µs after PARKZ is asserted (goes low).
- (b): VCC18 must remain in specification long enough to satisfy DMD power sequencing requirements defined in the DMD data sheet. Also see the DLPAxxxx data sheets for more information.

図 8-3. DLPC34x6 Fast Power-Down



8.3 Power-Up Initialization Sequence

An external power monitor is required to hold the DLPC34xx controller in system reset during the power-up sequence by driving RESETZ to a logic-low state. It shall continue to drive RESETZ low until all controller voltages reach the minimum specified voltage levels, PARKZ goes high, and the input clocks are stable. The external power monitoring is automatically done by the DLPAxxxx PMIC.

No signals output by the DLPC34xx controller will be in their active state while RESETZ is asserted. The following signals are tristated while RESETZ is asserted:

- SPI0_CLK
- SPI0_DOUT
- SPI0_CSZ0
- SPI0_CSZ1
- GPIO [19:00]

Add external pullup (or pulldown) resistors to all tristated output signals (including bidirectional signals to be configured as outputs) to avoid floating controller outputs during reset if they are connected to devices on the PCB that can malfunction. For SPI, at a minimum, include a pullup to any chip selects connected to devices. Unused bidirectional signals can be configured as outputs in order to avoid floating controller inputs after RESETZ is set high.

The following signals are forced to a logic low state while RESETZ is asserted and the corresponding I/O power is applied:

- LED SEL 0
- LED SEL 1
- DMD_DEN_ARSTZ

After power is stable and the PLL_REFCLK_I clock input to the DLPC34xx controller is stable, then RESETZ should be deactivated (set to a logic high). The DLPC34xx controller then performs a power-up initialization routine that first locks its PLL followed by loading self configuration data from the external flash. Upon release of RESETZ, all DLPC34xx I/Os will become active. Immediately following the release of RESETZ, the HOST_IRQ signal will be driven high to indicate that the auto initialization routine is in progress. However, since a pullup resistor is connected to signal HOST_IRQ, this signal will have already gone high before the controller actively drives it high. Upon completion of the auto-initialization routine, the DLPC34xx controller will drive HOST_IRQ low to indicate the initialization done state of the controller has been reached.

For reliable operation, during the power-up initialization sequence, GPIO_08 (PROJ_ON) must not be deasserted. In other words, once the startup routine has begun (by asserting PROJ_ON), the startup routine must complete (indicated by HOST_IRQ going low) before the controller can be commanded off (by deasserting PROJ_ON).

注

No I²C or DSI (if applicable) activity is permitted until HOST_IRQ goes low.



8.4 DMD Fast Park Control (PARKZ)

PARKZ is an input early warning signal that must alert the controller at least 32µs before DC supply voltages drop below specifications. Typically, the PARKZ signal is provided by the DLPAxxxx interrupt output signal. PARKZ must be deasserted (set high) prior to releasing RESETZ (that is, prior to the low-to-high transition on the RESETZ input) for normal operation. When PARKZ is asserted (set low) the controller performs a Fast Park operation on the DMD which assists in maintaining the lifetime of the DMD. The reference clock must continue running and RESETZ must remain deactivated for at least 32µs after PARKZ has been asserted (set low) to allow the park operation to complete.

Fast Park operation is only intended for use when loss of power is imminent and beyond the control of the host processor (for example, when the external power source has been disconnected or the battery has dropped below a minimum level). The longest lifetime of the DMD may not be achieved with Fast Park operation. The longest lifetime is achieved with a Normal Park operation (initiated through GPIO_08). Thus, PARKZ is typically only used instead of a Normal Park request if there is not enough time for a Normal Park. A Normal Park operation takes much longer than 32µs to park the mirrors. During a Normal Park operation, the DLPAxxxx keeps on all power supplies, and keeps RESETZ high, until the longer mirror parking has completed. Additionally, the DLPAxxxx datasheet for more information. The longer mirror parking time maintains the longest DMD lifetime and reliability. *DMD Parking Switching Characteristics* specifies the park timings.

8.5 Hot Plug I/O Usage

The DLPC34xx controller provides fail-safe I/O on all host interface signals (signals powered by VCC_INTF). This allows these inputs to externally be driven even when no I/O power is applied. Under this condition, the controller does not load the input signal nor draw excessive current that could degrade controller reliability. For example, the I²C bus from the host to other components is not affected by powering off VCC_INTF to the DLPC34xx controller. The allows additional devices on the I²C bus to be utilized even if the controller is not powered on. TI recommends weak pullup or pulldown resistors to avoid floating inputs for signals that feed back to the host.

If the I/O supply (VCC_INTF) powers off, but the core supply (VDD) remains on, then the corresponding input buffer may experience added leakage current; however, the added leakage current does not damage the DLPC34xx controller.

However, if VCC_INTF is powered and VDD is not powered, the controller may drives the IIC0_xx pins low which prevents communication on this I²C bus. Do not power up the VCC_INTF pin before powering up the VDD pin for any system that has additional target devices on this bus.

8.6 Maximum Signal Transition Time

Unless otherwise noted, 10ns is the maximum recommended 20% to 80% rise or fall time to avoid input buffer oscillation. This applies to all DLPC34x6 input signals. However, the PARKZ input signal includes an additional small digital filter that ignores any input buffer transitions caused by a slower rise or fall time for up to 150ns.



9 Layout

9.1 Layout Guidelines

For a summary of the PCB design requirements for the DLPC34xx controller see *PCB Design Requirements for TI DLP Pico TRP Digital Micromirror Devices*. Some applications (such as high frame rate video) may require the use of 1-oz (or greater) copper planes to manage the controller package heat.

9.1.1 PLL Power Layout

Follow these recommended guidelines to achieve acceptable controller performance for the internal PLL. The DLPC34xx controller contains two internal PLLs, which have dedicated analog supplies (VDD_PLLM, VSS_PLLM, VDD_PLLD, and VSS_PLLD). At a minimum, isolate the VDD_PLLx power and VSS_PLLx ground pins using a simple passive filter consisting of two series ferrite beads and two shunt capacitors (to widen the spectrum of noise absorption). It is recommended that one capacitor be 0.1μ F and one be 0.01μ F. Place all four components as close to the controller as possible. It is especially important to keep the leads of the high frequency capacitors as short as possible. Connect both capacitors from VDD_PLLM to VSS_PLLM and VDD_PLLD to VSS_PLLD on the controller side of the ferrite beads.

Select ferrite beads with these characteristics:

- DC resistance less than 0.40Ω
- Impedance at 10MHz equal to or greater than 180Ω
- Impedance at 100MHz equal to or greater than 600Ω

The PCB layout is critical to PLL performance. It is vital that the quiet ground and power are treated like analog signals. Therefore, VDD_PLLM and VDD_PLLD must be a single trace from the DLPC34xx controller to both capacitors and then through the series ferrites to the power source. Make the power and ground traces as short as possible, parallel to each other, and as close as possible to each other.



DLPC3436 JAJSHB1F – JANUARY 2019 – REVISED NOVEMBER 2024





図 9-1. PLL Filter Layout



9.1.2 Reference Clock Layout

The DLPC34xx controller requires an external reference clock to feed the internal PLL. Use either a crystal or oscillator to supply this reference. The DLPC34xx reference clock must not exceed a frequency variation of ±200ppm (including aging, temperature, and trim component variation).

9-2 shows the required discrete components when using a crystal.



 C_L = Crystal load capacitance (farads) C_{L1} = 2 × (C_L – Cstray_pll_refclk_i)

 $C_{L2} = 2 \times (C_L - Cstray_pll_refclk_o)$

where:

- Cstray_pll_refclk_i = Sum of package and PCB stray capacitance at the crystal pin associated with the controller pin pll_refclk_i
- Cstray_pll_refclk_o = Sum of package and PCB stray capacitance at the crystal pin associated with the controller pin pll_refclk_o

2 9-2. Required Discrete Components

9.1.2.1 Recommended Crystal Oscillator Configuration

表 9-1. Crystal Port Characteristics	-1. Crystal Port Characterist	tics
-------------------------------------	-------------------------------	------

PARAMETER	NOM	UNIT
PLL_REFCLK_I TO GND capacitance	1.5	pF
PLL_REFCLK_O TO GND capacitance	1.5	pF

表 9-2. Recommended Crystal Configuration

PARAMETER ⁽¹⁾ ⁽²⁾	RECOMMENDED	UNIT
Crystal circuit configuration	Parallel resonant	
Crystal type	Fundamental (first harmonic)	
Crystal nominal frequency	24	MHz
Crystal frequency tolerance (including accuracy, temperature, aging and trim sensitivity)	±200	PPM
Maximum startup time	1.0	ms
Crystal equivalent series resistance (ESR)	120 (max)	Ω
Crystal load	6	pF
R _S drive resistor (nominal)	100	Ω
R _{FB} feedback resistor (nominal)	1	MΩ
C _{L1} external crystal load capacitor	See equation in Reference Clock Layout notes.	pF
C _{L2} external crystal load capacitor	See equation in Reference Clock Layout notes.	pF



表 9-2. Recommended Crystal Configuration (続き)

PARAMETER ^{(1) (2)}	RECOMMENDED	UNIT
PCB layout	A ground isolation ring around the crystal is recommended.	

(1) Temperature range of -30° C to 85° C.

(2) The crystal bias is determined by the controllers VCC_INTF voltage rail, which is variable (not the VCC18 rail).

If an external oscillator is used, then the oscillator output must drive the PLL_REFCLK_I pin on the DLPC34xx controller, and the PLL_REFCLK_O pin must be left unconnected.

MANUFACTURER (1) (2)	PART NUMBER	SPEED (MHz)	TEMPERATURE AND AGING (ppm)	MAXIMUM ESR (Ω)	LOAD CAPACITANCE (pF)	PACKAGE DIMENSIONS (mm)
KDS	DSX211G-24.000M-8pF-50-50	24	±50	120	8	2.0 × 1.6
Murata	XRCGB24M000F0L11R0	24	±100	120	6	2.0 × 1.6
NDK	NX2016SA 24M EXS00A-CS05733	24	±145	120	6	2.0 × 1.6

表 9-3. Recommended Crystal Parts

(1) The crystal devices in this table have been validated to work with the DLPC34xx controller. Other devices may also be compatible but have not necessarily been validated by TI.

(2) Operating temperature range: -30°C to 85°C for all crystals.

9.1.3 Unused Pins

DMD_HS_CLK_N

To avoid potentially damaging current caused by floating CMOS input-only pins, TI recommends tying unused controller input pins through a pullup resistor to its associated power supply or a pulldown resistor to ground. For controller inputs with internal pullup or pulldown resistors, it is unnecessary to add an external pullup or pulldown unless specifically recommended. Note that internal pullup and pulldown resistors are weak and should not be expected to drive an external device. The DLPC34xx controller implements very few internal resistors and are listed in the tables found in the *Pin Configuration and Functions* section. When external pullup or pulldown resistors are needed for pins that have weak pullup or pulldown resistors, choose a maximum resistance of $8k\Omega$.

Never tie unused output-only pins directly to power or ground. Leave them open.

When possible, TI recommends that unused bidirectional I/O pins are configured to their output state such that the pin can remain open. If this control is not available and the pins may become an input, then include an appropriate pullup (or pulldown) resistor.

9.1.4 DMD Control and SubLVDS Signals

	Z 9-4. Maximum Pin-to-Pin PCB Interconnect Recommendations						
DMD BUS SIGNAL ⁽¹⁾ ⁽²⁾		SIGNAL INTERCONNECT TOPOLOGY					
	SINGLE-BOARD SIGNAL ROUTING LENGTH	MULTI-BOARD SIGNAL ROUTING LENGTH	UNIT				
		KOOTING EENOTTI	ROOTING EENOTT				
	DMD_HS_CLK_P	6.0	See ⁽³⁾	in			
		(1-6-1)	See (1)				

(152.4)

表 9-4. Maximum Pin-to-Pin PCB Interconnect Recommendations

(mm)



	SIGNAL INTERCO	SIGNAL INTERCONNECT TOPOLOGY			
DMD BUS SIGNAL ⁽¹⁾ ⁽²⁾	SINGLE-BOARD SIGNAL ROUTING LENGTH	MULTI-BOARD SIGNAL ROUTING LENGTH	UNIT		
DMD_HS_WDATA_A_P DMD_HS_WDATA_A_N					
DMD_HS_WDATA_B_P DMD_HS_WDATA_B_N					
DMD_HS_WDATA_C_P DMD_HS_WDATA_C_N					
DMD_HS_WDATA_D_P DMD_HS_WDATA_D_N	6.0	See ⁽³⁾	in		
DMD_HS_WDATA_E_P DMD_HS_WDATA_E_N	(152.4)	366 (7)	(mm)		
DMD_HS_WDATA_F_P DMD_HS_WDATA_F_N					
DMD_HS_WDATA_G_P DMD_HS_WDATA_G_N					
DMD_HS_WDATA_H_P DMD_HS_WDATA_H_N					
DMD_LS_CLK	6.5 (165.1)	See ⁽³⁾	in (mm)		
DMD_LS_WDATA	6.5 (165.1)	See ⁽³⁾	in (mm)		
DMD_LS_RDATA	6.5 (165.1)	See ⁽³⁾	in (mm)		
DMD_DEN_ARSTZ	7.0 (177.8)	See ⁽³⁾	in (mm)		

表 9-4. Maximum Pin-to-Pin PCB Interconnect Recommendations (続き)

(1) Maximum signal routing length includes escape routing.

(2) Multiboard DMD routing length is more restricted due to the impact of the connector.

(3) Due to PCB variations, these recommendations cannot be defined. Any board design should SPICE simulate with the controller IBIS model (found under the *Tools & Software* tab of the controller web page) so that routing lengths do not violate signal requirements.

SIGNAL GROUP LENGTH MATCHING ⁽¹⁾ ⁽²⁾ ⁽³⁾					
INTERFACE	SIGNAL GROUP	REFERENCE SIGNAL	MAX MISMATCH ⁽⁴⁾	UNIT	
	DMD_HS_WDATA_A_P DMD_HS_WDATA_A_N				
	DMD_HS_WDATA_B_P DMD_HS_WDATA_B_N				
	DMD_HS_WDATA_C_P DMD_HS_WDATA_C_N				
DMD ⁽⁵⁾	DMD_HS_WDATA_D_P DMD_HS_WDATA_D_N	DMD_HS_CLK_P	±1.0	in	
	DMD_HS_WDATA_E_P DMD_HS_WDATA_E_N	DMD_HS_CLK_N	D_HS_WDATA_F_P	(±25.4)	(mm)
	DMD_HS_WDATA_F_P DMD_HS_WDATA_F_N				
	DMD_HS_WDATA_G_P DMD_HS_WDATA_G_N				
	DMD_HS_WDATA_H_P DMD_HS_WDATA_H_N				
DMD	DMD_HS_WDATA_x_P	DMD_HS_WDATA_X_N	±0.025 (±0.635)	in (mm)	
DMD	DMD_HS_CLK_P	DMD_HS_CLK_N	±0.025 (±0.635)	in (mm)	
DMD	DMD_LS_WDATA DMD_LS_RDATA	DMD_LS_CLK	±0.2 (±5.08)	in (mm)	
DMD	DMD_DEN_ARSTZ	N/A	N/A	in (mm)	

表 9-5. High Speed PCB Signal Routing Matching Requirements

(1) The length matching values apply to PCB routing lengths only. Internal package routing mismatch associated with the DLPC34xx controller or the DMD require no additional consideration.

(2) Training is applied to DMD HS data lines. This is why the defined matching requirements are slightly relaxed compared to the LS data lines.

(3) DMD LS signals are single ended.

(4) Mismatch variance for a signal group is always with respect to the reference signal.

(5) DMD HS data lines are differential, thus these specifications are pair-to-pair.



	表 9-6. Signal	Requirements
PARAMETER	REFERENCE	REQUIREMENT
	DMD_LS_WDATA	Required
	DMD_LS_CLK	Required
Source series termination	DMD_DEN_ARSTZ	Acceptable
	DMD_LS_RDATA	Required
	DMD_HS_WDATA_x_y	Not acceptable
	DMD_HS_CLK_y	Not acceptable
	DMD_LS_WDATA	Not acceptable
	DMD_LS_CLK	Not acceptable
Endpoint termination	DMD_DEN_ARSTZ	Not acceptable
	DMD_LS_RDATA	Not acceptable
	DMD_HS_WDATA_x_y	Not acceptable
	DMD_HS_CLK_y	Not acceptable
	DMD_LS_WDATA	68Ω ±10%
	DMD_LS_CLK	68Ω ±10%
PCB impedance	DMD_DEN_ARSTZ	68Ω ±10%
	DMD_LS_RDATA	68Ω ±10%
	DMD_HS_WDATA_x_y	100Ω ±10%
	DMD_HS_CLK_y	100Ω ±10%
	DMD_LS_WDATA	SDR (single data rate) referenced to DMD_LS_DCLK
	DMD_LS_CLK	SDR referenced to DMD_LS_DCLK
Signal type	DMD_DEN_ARSTZ	SDR
	DMD_LS_RDATA	SDR referenced to DMD_LS_DLCK
	DMD_HS_WDATA_x_y	SubLVDS
	DMD_HS_CLK_y	SubLVDS

9.1.5 Layer Changes

- Single-ended signals: Minimize the number of layer changes.
- Differential signals: Individual differential pairs can be routed on different layers. Determine that the signals of a given pair do not change layers.

9.1.6 Stubs

• Avoid using stubs.

9.1.7 Terminations

- DMD_HS differential signals require no external termination resistors.
- Make sure the DMD_LS_CLK and DMD_LS_WDATA signal paths include a 43Ω series termination resistor located as close as possible to the corresponding controller pins.
- Make sure the DMD_LS_RDATA signal path includes a 43Ω series termination resistor located as close as
 possible to the corresponding DMD pin.
- The DMD_DEN_ARSTZ pin requires no series resistor.



9.1.8 Routing Vias

- The number of vias on DMD_HS signals must be minimized and ideally not exceed two.
- Any and all vias on DMD_HS signals must be located as close to the controller as possible.
- The number of vias on the DMD_LS_CLK and DMD_LS_WDATA signals must be minimized and ideally not exceed two.
- Any and all vias on the DMD_LS_CLK and DMD_LS_WDATA signals must be located as close to the controller as possible.

9.1.9 Thermal Considerations

The underlying thermal limitation for the DLPC34xx controller is that the maximum operating junction temperature (T_J) not be exceeded (this is defined in *Recommended Operating Conditions*).

Some factors that influence T_J are as follows:

- operating ambient temperature
- airflow
- PCB design (including the component layout density and the amount of copper used)
- power dissipation of the DLPC34xx controller
- power dissipation of surrounding components

The controller package is designed to primarily extract heat through the power and ground planes of the PCB. Thus, copper content and airflow over the PCB are important factors.


The recommends maximum operating ambient temperature (T_A) is provided primarily as a design target and is based on maximum DLPC34xx controller power dissipation and $R_{\theta,JA}$ at 0 m/s of forced airflow, where $R_{\theta,JA}$ is the thermal resistance of the package as measured using a JEDEC defined standard test PCB with two, 1-oz power planes. This JEDEC test PCB is not necessarily representative of the DLPC34xx controller PCB, so the reported thermal resistance may not be accurate in the actual product application. Although the actual thermal resistance may be different, it is the best information available during the design phase to estimate thermal performance. TI highly recommended that thermal performance be measured and validated after the PCB is designed and the application is built.

To evaluate the thermal performance, measure the top center case temperature under the worse case product scenario (maximum power dissipation, maximum voltage, maximum ambient temperature), and validate the controller does not exceed the maximum recommended case temperature (T_C). This specification is based on the measured ϕ_{JT} for the DLPC34xx controller package and provides a relatively accurate correlation to junction temperature.

Take care when measuring this case temperature to prevent accidental cooling of the package surface. TI recommends a small (approximately 40 gauge) thermocouple. Place the bead and thermocouple wire so that they contact the top of the package. Cover the bead and thermocouple wire with a minimal amount of thermally conductive epoxy. Route the wires closely along the package and the board surface to avoid cooling the bead through the wires.



9.2 Layout Example



🛛 9-3. Layout Recommendation



10 Device and Documentation Support


10.1 Device Support

10.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメン ツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サ ード・パーティ製品またはサービスの是認の表明を意味するものではありません。

10.1.2 Device Nomenclature

10.1.2.1 Device Markings DLPC343x



Marking Definitions:


Line 1:	 DLP Device Name: DLPC343x = x indicates a 6 device name ID. SC: Solder ball composition e1: Indicates lead-free solder balls consisting of SnAgCu G8: Indicates lead-free solder balls consisting of tin-silver-copper (SnAgCu) with silver content less than or equal to 1.5% and that the mold compound meets TI's definition of green.
Line 2:	TI Part Number DLP Device Name: DLPC343x = x indicates a 6 device name ID. R : corresponds to the TI device revision letter for example A, B, or C. XX : corresponds to the device package designator.
Line 3:	XXXXXXXXX-TT: Manufacturer Part Number
Line 4:	LLLLLLLZZZ: Foundry lot code for semiconductor wafers and lead-free solder ball marking LLLLLLL: Fab lot number ZZZ: Lot split number
Line 5:	AA YYWW: Package assembly information AA : corresponds to the manufacturing site YYWW: Date code (YY = Year :: WW = Week)



注

- 1. Engineering prototype samples are marked with an **X** suffix appended to the TI part number. For example, 2512737-0001X.
- 2. See $\frac{1}{5}$ 6-1, for DLPC34xx controller supported input resolutions.

10.1.2.2 Device Markings DLPC342x



Marking Definitions:

Line 1: DLP Device Name: DLPC342x where x is a 6 for this device

Line 2: YMZLLLS SC: Foundry lot code for semiconductor wafers and lead-free solder ball marking YM: Year Month

Z. S: Assembly site

LLL: Assembly lot traceability

SC: Solder ball composition

e1: Indicates lead-free solder balls consisting of SnAgCu

G8: Indicates lead-free solder balls consisting of tin-silver-copper (SnAgCu) with silver content less than or equal to 1.5% and that the mold compound meets TI's definition of green

注

- 1. Engineering prototype samples are marked with an **X** suffix appended to the TI part number. For example, 2512737-0001X.
- 2. See *Supported Resolution and Frame Rates* for DLPC342x resolutions on the DMD supported per part number.

10.1.2.3 Video Timing Parameter Definitions

See \boxtimes 10-1 for a visual description.


Active Lines Per Frame Defines the number of lines in a frame containing displayable data. ALPF is a (ALPF) subset of the TLPF.

Active Pixels Per Line Defines the number of pixel clocks in a line containing displayable data. APPL is a subset of the TPPL.



Horizontal Back Porch Defines the number of blank pixel clocks after the active edge of horizontal sync but before the first active pixel. (HBP) Blanking Horizontal Front Porch Defines the number of blank pixel clocks after the last active pixel but before (HFP) Blanking horizontal sync. Horizontal Sync (HS or Timing reference point that defines the start of each horizontal interval (line). The active edge of the HS signal defines the absolute reference point. The active edge Hsync) (either rising or falling edge as defined by the source) is the reference from which all horizontal blanking parameters are measured. Total Lines Per Frame Total number of active and inactive lines per frame; defines the vertical period (or (TLPF) frame time). Total Pixel Per Line Total number of active and inactive pixel clocks per line; defines the horizontal line (TPPL) period in pixel clocks. Vertical Sync (VS or Timing reference point that defines the start of the vertical interval (frame). The absolute reference point is defined by the active edge of the VS signal. The active Vsync) edge (either rising or falling edge as defined by the source) is the reference from which all vertical blanking parameters are measured. Vertical Back **Porch** Defines the number of blank lines after the active edge of vertical sync but before (VBP) Blanking the first active line.

Vertical Front Porch Defines the number of blank lines after the last active line but before the active edge of vertical sync.



10-1. Parameter Definitions



10.2 Documentation Support

10.2.1 Related Documentation

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE						
DLPA2000	Click here	Click here	Click here	Click here						
DLPA2005	Click here	Click here	Click here	Click here						
DLPA3000	Click here	Click here	Click here	Click here						
DLPA3005	Click here	Click here	Click here	Click here						
DLP230NP/NPSE	Click here	Click here	Click here	Click here						

The following table lists quick access links for associated parts of the DLP chipset.

表 10-1. Chipset Documentation

10.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

A 10-2. Related LINKS										
PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY					
DLPC34x6	Click here	Click here	Click here	Click here	Click here					

主 10.2 Polated Links

10.4 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jpのデバイス製品フォルダを開いてください。[通知]をク リックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細に ついては、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.5 サポート・リソース

テキサス・インスツルメンツ E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツ ルメンツの使用条件を参照してください。

10.6 Trademarks

IntelliBright[™] and Link[™] are trademarks of Texas Instruments.

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments.

IntelliBright[®] is a registered trademark of Texas Instruments.

Arm[®] and Cortex[®] are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. すべての商標は、それぞれの所有者に帰属します。

10.7 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.8 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。



11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	hanges from Revision E (April 2023) to Revision F (November 2024)	Page
•	Added FPGA supported features table and updated supported chipsets	23
•	Added new supported FPGA information	
•	Added the FPGA supported input interface table	
•	Added the new supported FPGA	
•	Replaced image "3D Display Left and Right Frame Timing" with "3D Frame and Signal Timing". Remov	
	MIPI DSI from section.	
•	Changed images to match new FPGA information	
•	Added new supported FPGA information	
•	Added new supported FPGA information	
•	Updated missing information for Fast Power-Down	
	-1 5	

Cha	anges from Revision D (March 2023) to Revision E (April 2023)	Page
•	新しいバリアント パーツ DLPC3426 および DLP230NPSE のデバイス情報を追加	1
•	Added the table of DLPC3426 DLPA compatibility	23
	Added new DLPC34x6 and NPSE info.	
•	Changed DLPC3436 to DLPC34x6	
•	Added NPSE and 34x6 to parts name	49
	Changed 3436 to 34x6	
	-	



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



12.1 Package Option Addendum

12.1.1 Packaging Information

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾	Op Temp (°C)	Device Marking ^{(4) (5)}
DLPC3436CZVB	ACTIVE	NFBGA	ZVB	176	160	Call TI	Call TI	Level-3-260C-168 HR	-30 to 85	DLPC343x
DLPC3426CZVB	ACTIVE	NFBGA	ZVB	176	160	Call TI	Call TI	Level-3-260C-168 HR	-30 to 85	DLPC343x

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device markings will be inside parentheses. Only on Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンスデザインを含みます)、アプリケーショ ンや設計に関する各種アドバイス、Webツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性 および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否しま す。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種 規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
DLPC3426ZVB	Active	Production	NFBGA (ZVB) 176	260 BULK	Yes	SNAGCU	Level-3-260C-168Hrs	-30 to 85	DLPC3426ZVB
DLPC3426ZVB.B	Active	Production	NFBGA (ZVB) 176	260 BULK	Yes	SNAGCU	Level-3-260C-168Hrs	-30 to 85	DLPC3426ZVB
DLPC3436CZVB	Active	Production	NFBGA (ZVB) 176	260 JEDEC TRAY (5+1)	Yes	SNAGCU	Level-3-260C-168Hrs	-30 to 85	(DLPC3436, DLPC343 6 G8, DLPC343 6 G8) DLPC3436CZVB P292547C-8G
DLPC3436CZVB.B	Active	Production	NFBGA (ZVB) 176	260 JEDEC TRAY (5+1)	Yes	SNAGCU	Level-3-260C-168Hrs	-30 to 85	(DLPC3436, DLPC343 6 G8, DLPC343 6 G8) DLPC3436CZVB P292547C-8G

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative



www.ti.com

PACKAGE OPTION ADDENDUM

23-May-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


ZVB0176A



PACKAGE OUTLINE

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




ZVB0176A

EXAMPLE BOARD LAYOUT

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).




ZVB0176A

EXAMPLE STENCIL DESIGN

NFBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated