



INSTRUMENTS

**DLP9500** 

JAJSFX3F - AUGUST 2012 - REVISED APRIL 2023

# DLP9500 DLP® 0.95 1080p 2x LVDS Type A DMD

# 1 特長

Texas

- 対角 0.95 インチのマイクロミラー・アレイ
  - 1920 × 1080 のアルミニウム製、マイクロメートル・ サイズのミラー (1080p 解像度)
  - マイクロミラー・ピッチ:10.8µm
  - マイクロミラー傾斜角:±12°(フラット状態に対して)
  - コーナー・イルミネーション (対角照射) 対応
- 可視 光

(400nm 対 700nm) で使用するよう設計:

- ウインドウ透過率 96% (シングル・パス、2 つのウィンドウ表面を通過)
- マイクロミラーの反射率89%
- アレイの回折効率 87%
- アレイの充填率 94%
- 4 つの 16 ビット、低電圧差動信号 (LVDS)、ダブル・ データ・レート (DDR) 入力データ・バス
- 最高 400MHz の入力データ・クロック速度
- 42.2mm × 42.2mm × 7mm のパッケージ・フットプリント
- 気密パッケージ

# 2 アプリケーション

- 産業用:
  - デジタル・イメージング・リソグラフィー
  - レーザー・マーキング
  - LCD および OLED のリペア
  - コンピュータ・トゥ・プレート・プリンタ
  - SLA 3D プリンタ
  - マシン・ビジョンおよびファクトリ・オートメーション用の3Dスキャナ
  - フラット・パネル・リソグラフィー
- 医療用:
  - 光線療法機器
  - 眼科用
  - ダイレクト・マニュファクチャリング
  - ハイパースペクトル画像処理
  - 3D 生体認証
  - 共焦点顕微鏡
- ディスプレイ:
  - 3D 画像処理顕微鏡
  - 適応型照明
  - 拡張現実および情報オーバーレイ

### 3 概要

DLP9500 1080p チップセットは、DLP® Discovery™ 4100 プラットフォームの一部であり、高解像度で高性能の空間光変調を実現します。DLP9500 は、0.95 1080p チップセットの基礎となるデジタル・マイクロミラー・デバイス (DMD) です。DLP Discovery 4100 プラットフォームでは、個別のマイクロミラーについて最高レベルの制御を実現でき、オプションとしてランダムな行アドレッシングも使用できます。気密パッケージと相まって、DLP9500 は独自の能力と価値を備えているため、広範な産業用、医療用、および高度なディスプレイ・アプリケーションのサポートに最適です。

この 0.95 1080p チップセットには、DLP9500 DMD に加えて、23,148Hz (1 ビット・バイナリ) および 2,893Hz (8 ビット・グレー) の高いパターン速度を達成するのに必要な 1 つの専用 DLPC410 コントローラ、1 つの DLPR410 (DLP Discovery 4100 構成 PROM)、2 つの DLPA200 (DMD マイクロミラー・ドライバ) が含まれています。


DLP9500 の機能と動作の信頼性を確保するには、チップセットのその他の部品と組み合わせて使用する必要があります。専用のチップセットにより、開発者は、マイクロミラーを高速に独立して制御することに加え、DMD へ簡単にアクセスすることができます。

DLP9500 は、デジタル制御のマイクロ電気機械システム (MEMS) 空間光変調器 (SLM) です。適切な光学系と組み合わせることで、DLP9500 を使用して受信光の振幅、方向、位相を変調できます。

#### 製品情報

部品番号 (1)	パッケージ	本体サイズ (公称)
DLP9500	LCCC (355)	42.16mm × 42.16mm

(1) 利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



簡略回路図



# **Table of Contents**

1 特長	1	7.4 Device Functional Modes	33
2 アプリケーション	1	7.5 Window Characteristics and Optics	35
3 概要		7.6 Micromirror Array Temperature Calculation	36
4 Revision History		7.7 Micromirror Landed-On and Landed-Off Duty	
5 Pin Configuration and Functions		Cycle	
Pin Functions		8 Application and Implementation	42
Specifications		8.1 Application Information	42
6.1 Absolute Maximum Ratings		8.2 Typical Application	43
6.2 Storage Conditions		9 Power Supply Recommendations	46
6.3 ESD Ratings		9.1 Power-Up Sequence (Handled by the DLPC410)	46
6.4 Recommended Operating Conditions		9.2 DMD Power-Up and Power-Down Procedures	46
6.5 Thermal Information		10 Layout	47
6.6 Electrical Characteristics		10.1 Layout Guidelines	
6.7 LVDS Timing Requirements		10.2 Layout Example	49
6.8 LVDS Waveform Requirements		11 Device and Documentation Support	50
6.9 Serial Control Bus Timing Requirements		11.1 Device Support	50
6.10 Systems Mounting Interface Loads		11.2 Documentation Support	51
6.11 Micromirror Array Physical Characteristics		11.3 Related Links	51
6.12 Micromirror Array Optical Characteristics		11.4 サポート・リソース	51
6.13 Window Characteristics		11.5 Trademarks	<b>5</b> 1
6.14 Chipset Component Usage Specification		11.6 静電気放電に関する注意事項	51
7 Detailed Description		11.7 用語集	
7.1 Overview		12 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram		Information	51
7.3 Feature Description			
'			

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

С	hanges from Revision E (March 2017) to Revision F (April 2023)	Page
•	Changed Micromirror switching time typical value from 13 µs to 12.5 µs and removed 22 µs Max value	e 23
С	hanges from Revision D (March 2017) to Revision E (March 2017)	Page
•	ウィンドウ透過率を変更	1
•	マイクロミラーの反射率を変更	1
•	アレイの回折効率を変更	
•		
•	高速なパターン・レートを変更	
•	Changed Recommended Operating Conditions table; split Environmental into 3 wavelength regions;	
	simplified and reorganized the table footnotes	15
•	Changed Thermal Metric text	16
•	Changed Micromirror array optical efficiency	23
•	Changed Micromirror array fill factor	23
•	Changed Micromirror array diffraction efficiency	
•	Changed Micromirror surface reflectivity	
•	Changed Window transmission	23
•	Changed Window transmittance, Minimum	
•	Changed Window transmittance, Average	
•	Changed Micromirror Array Temperature Calculation to indicate that it is based on lumens	
•	Added Micromirror Array Temperature Calculation based on power	39

С	nanges from Revision C (September 2015) to Revision D (March 2017)	Page
•	Removed '692' from Pin Configurations image	4
•	Added RH name for relative humidity in セクション 6.1	14
•	Clarified T <sub>GRADIENT</sub> footnote in セクション 6.1	
•	Changed T <sub>stg</sub> to T <sub>DMD</sub> in セクション 6.2 to conform to current nomenclature	14
•	Changed typical micromirror crossover time to the time required to transition from mirror position to	the other
	in セクション 6.12	<mark>23</mark>
•	Added typical micromirror switching time - 13 µs in セクション 6.12	
•	Changed "Micromirror switching time" to "Array switching time" for clarity in セクション 6.12	23
•	Added clarification to Micromirror switching time at 400 MHz with global reset in セクション 6.12	<mark>23</mark>
•	Updated 図 11-1 and 図 11-2	<mark>50</mark>
•	Added セクション 11.3 table	51
C	nanges from Revision B (July 2013) to Revision C (October 2014)	Page
•	「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」、「アプリケーションと実装」セクション、「電	 遠源に関す
	る推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニ	カル、パッ
	ケージ、および注文情報」セクションを追加。	
•	「特長」および「概要」セクションの表現を多少変更	1
•	Changed the name of Micromirror clocking pulse reset in Pin Functions	<mark>5</mark>
•	Changed ESD Ratings table to match new standard	
•	Added Max Recommended DMD Temperature – Derating Curve	
•	Moved Max Recommended DMD Temperature – Derating Curve to	
•	Replaced 🗵 6-4	
•	Changed units from lbs to N	
•	Added explanation for the 15 MBRST lines to the DLP9500 from each DLPA200	
•	Changed Thermal Test Point Location graphic.	
•	Added program interface to system interface list in セクション 8.2.1	
•	Corrected number of banks of DMD mirrors to 15 in セクション 8.2.1.1	
•	Removed link to DLP Discovery 4100 chipset datasheet	51



# **5 Pin Configuration and Functions**




図 5-1. FLN Type A Package 355-Pin LCCC Bottom View



# **Pin Functions**

PIN <sup>(1)</sup>		TYPE	CICNAL	DATA	INTERNAL	01 001	DECORIDATION	TRACE
NAME	NO.	(I/O/P)	SIGNAL	RATE (2)	TERM (3)	CLOCK	DESCRIPTION	(MILS)
DATA BUS A								
D_AN(0)	F2	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		512.01
D_AN(1)	H8	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		158.79
D_AN(2)	E5	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		471.24
D_AN(3)	G9	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		159.33
D_AN(4)	D2	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		585.41
D_AN(5)	G3	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		551.17
D_AN(6)	E11	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		229.41
D_AN(7)	F8	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	1	300.54
D_AN(8)	C9	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	1	346.35
D_AN(9)	H2	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	1	782.27
D_AN(10)	B10	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	1	451.52
D_AN(11)	G15	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		74.39
D_AN(12)	D14	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		194.26
D_AN(13)	F14	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	Input data bus A (2x LVDS)	148.29
D_AN(14)	C17	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	(ZX EVBO)	244.9
D_AN(15)	H16	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		73.39
D_AP(0)	F4	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		509.63
D_AP(1)	H10	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		152.59
D_AP(2)	E3	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		464.09
D_AP(3)	G11	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		152.39
D_AP(4)	D4	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		591.39
D_AP(5)	G5	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		532.16
D_AP(6)	E9	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		230.78
D_AP(7)	F10	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	1	300.61
D_AP(8)	C11	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	1	338.16
D_AP(9)	H4	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	1	773.17
D_AP(10)	B8	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	1	449.57
D_AP(11)	H14	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		71.7
D_AP(12)	D16	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	1	198.69
D_AP(13)	F16	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	Input data bus A (2x LVDS)	143.72
D_AP(14)	C15	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	(27 [400]	240.14
D_AP(15)	G17	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK A	1	74.05



PIN <sup>(1)</sup>		TYPE	OLONIAL	DATA	INTERNAL	01 0014	DESCRIPTION	TRACE
NAME	NO.	(I/O/P)	SIGNAL	RATE (2)	TERM (3)	CLOCK	DESCRIPTION	(MILS)
DATA BUS B								
D_BN(0)	AH2	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		525.25
D_BN(1)	AD8	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		190.59
D_BN(2)	AJ5	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		525.25
D_BN(3)	AE3	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		494.91
D_BN(4)	AG9	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		222.67
D_BN(5)	AE11	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		205.45
D_BN(6)	AH10	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		309.05
D_BN(7)	AF10	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		285.62
D_BN(8)	AK8	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		483.58
D_BN(9)	AG5	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		711.58
D_BN(10)	AL11	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		462.21
D_BN(11)	AE15	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		74.39
D_BN(12)	AH14	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B	Input data bus B (2x LVDS)	194.26
D_BN(13)	AF14	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B	(EX EVBO)	156
D_BN(14)	AJ17	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		247.9
D_BN(15)	AD16	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		111.52
D_BP(0)	AH4	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		525.02
D_BP(1)	AD10	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		190.61
D_BP(2)	AJ3	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		524.22
D_BP(3)	AE5	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		476.07
D_BP(4)	AG11	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		222.8
D_BP(5)	AE9	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		219.48
D_BP(6)	AH8	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		306.55
D_BP(7)	AF8	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		298.04
D_BP(8)	AK10	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		480.31
D_BP(9)	AG3	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		727.18
D_BP(10)	AL9	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		461.02
D_BP(11)	AD14	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		71.35
D_BP(12)	AH16	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B	Input data bus B (2x LVDS)	197.69
D_BP(13)	AF16	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		150.38
D_BP(14)	AJ15	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B		243.14
D_BP(15)	AE17	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B	1	113.36



### www.ti.com/ja-jp

PIN <sup>(1)</sup>		TYPE		DATA	INTERNAL	01.001/		TRACE
NAME	NO.	(I/O/P)	SIGNAL	RATE (2)	TERM (3)	CLOCK	DESCRIPTION	(MILS)
DATA BUS C								
D_CN(0)	B14	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		459.04
D_CN(1)	E15	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		342.79
D_CN(2)	A17	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		456.22
D_CN(3)	G21	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		68.24
D_CN(4)	B20	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		362.61
D_CN(5)	F20	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		163.07
D_CN(6)	D22	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		204.16
D_CN(7)	G23	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		105.59
D_CN(8)	B26	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		450.51
D_CN(9)	F28	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		302.04
D_CN(10)	C29	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C	Input data bus C	429.8
D_CN(11)	G27	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C	(2x LVDS)	317.1
D_CN(12)	D26	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		276.76
D_CN(13)	H28	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		186.78
D_CN(14)	E29	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		311.3
D_CN(15)	J29	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		262.62
D_CP(0)	B16	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		463.64
D_CP(1)	E17	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		347.65
D_CP(2)	A15	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		456.45
D_CP(3)	H20	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		67.72
D_CP(4)	B22	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		362.76
D_CP(5)	F22	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		161.69



PIN <sup>(1)</sup>		TYPE	CICNAL	DATA	INTERNAL	CI OOK	DESCRIPTION	TRACE
NAME	NO.	(I/O/P)	SIGNAL	RATE (2)	TERM (3)	CLOCK	DESCRIPTION	(MILS)
D_CP(6)	D20	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		195.09
D_CP(7)	H22	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		104.86
D_CP(8)	B28	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		451.41
D_CP(9)	F26	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		294.22
D_CP(10)	C27	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C	Input data bus C	429.68
D_CP(11)	G29	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C	(2x LVDS)	314.98
D_CP(12)	D28	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		276.04
D_CP(13)	H26	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		186.25
D_CP(14)	E27	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		312.07
D_CP(15)	J27	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C		262.94
DATA BUS D		•					•	
D_DN(0)	AK14	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		492.53
D_DN(1)	AG15	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		342.78
D_DN(2)	AL17	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		491.83
D_DN(3)	AE21	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		74.24
D_DN(4)	AK20	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		356.23
D_DN(5)	AF20	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D	Input data bus D	163.07
D_DN(6)	AH22	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D	(2x LVDS)	204.16
D_DN(7)	AE23	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		105.59
D_DN(8)	AK26	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		450.51
D_DN(9)	AF28	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		302.04
D_DN(10)	AJ29	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		429.8
D_DN(11)	AE27	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		298.87



### www.ti.com/ja-jp

PIN <sup>(1)</sup>		TYPE	SIGNAL	DATA	INTERNAL	СГОСК	DESCRIPTION	TRACE
NAME	NO.	(I/O/P)	SIGNAL	RATE (2)	TERM (3)	CLOCK	DESCRIPTION	(MILS)
D_DN(12)	AH26	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		276.76
D_DN(13)	AD28	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		186.78
D_DN(14)	AG29	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		311.3
D_DN(15)	AC29	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		262.62
D_DP(0)	AK16	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		495.13
D_DP(1)	AG17	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		342.47
D_DP(2)	AL15	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		492.06
D_DP(3)	AD20	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		67.72
D_DP(4)	AK22	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		356.37
D_DP(5)	AF22	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D	Input data bus D	161.98
D_DP(6)	AH20	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D	(2x LVDS)	195.09
D_DP(7)	AD22	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		102.86
D_DP(8)	AK28	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		451.41
D_DP(9)	AF26	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		296.7
D_DP(10)	AJ27	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		429.68
D_DP(11)	AE29	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		302.74
D_DP(12)	AH28	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		276.04
D_DP(13)	AD26	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		186.25
D_DP(14)	AG27	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		312.07
D_DP(15)	AC27	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D		262.94



	PIN <sup>(1)</sup>	TYPE	SIGNAL	DATA	INTERNAL	СГОСК	DESCRIPTION	TRACE (MILS)
NAME	NO.	(I/O/P)	SIGNAL	RATE (2)	TERM (3)	CLUCK	DESCRIPTION	
DATA CLOCK	s							
DCLK_AN	D10	Input	LVCMOS	_	Differentially terminated – 100 Ω	_	Input data bus A Clock	325.8
DCLK_AP	D8	Input	LVCMOS	_	Differentially terminated – 100 Ω	_	(2x LVDS)	319.9
DCLK_BN	AJ11	Input	LVCMOS	_	Differentially terminated – 100 Ω	_	Input data bus B Clock	318.92
DCLK_BP	AJ9	Input	LVCMOS	_	Differentially terminated – 100 Ω	_	(2x LVDS)	318.74
DCLK_CN	C23	Input	LVCMOS	_	Differentially terminated – 100 Ω	_	Input data bus C	252.01
DCLK_CP	C21	Input	LVCMOS	_	Differentially terminated – 100 Ω	_	Clock (2x LVDS)	241.18
DCLK_DN	AJ23	Input	LVCMOS	_	Differentially terminated – 100 Ω	_	Input data bus D	252.01
DCLK_DP	AJ21	Input	LVCMOS	_	Differentially terminated – 100 Ω	_	Clock (2x LVDS)	241.18
DATA CONTR	OL INPUTS							
SCTRL_AN	J3	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A	Serial control for data bus A (2x LVDS)	608.14
SCTRL_AP	J5	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_A		607.45
SCTRL_BN	AF4	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B	Serial control for data	698.12
SCTRL_BP	AF2	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_B	bus B (2x LVDS)	703.8
SCTRL_CN	E23	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C	Serial control for data	232.46
SCTRL_CP	E21	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_C	bus C (2x LVDS)	235.21
SCTRL_DN	AG23	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D	Serial control for data	235.53
SCTRL_DP	AG21	Input	LVCMOS	DDR	Differentially terminated – 100 Ω	DCLK_D	bus D (2x LVDS)	235.66
SERIAL COM	MUNICATION AND C	ONFIGUE	RATION					
SCPCLK	AE1	Input	LVCMOS	_	pull-down	_	Serial port clock	324.26
SCPDO	AC3	Output	LVCMOS	_	_	SCP_CLK	Serial port output	281.38
SCPDI	AD2	Input	LVCMOS	_	pull-down	SCP_CLK	Serial port input	261.55
SCPEN	AD4	Input	LVCMOS	_	pull-down	SCP_CLK	Serial port enable	184.86
PWRDN	B4	Input	LVCMOS	_	pull-down	_	Device reset	458.78
MODE_A	J1	Input	LVCMOS	_	pull-down	_	Data bandwidth mode	471.57
MODE_B	G1	Input	LVCMOS	_	pull-down	_	select	521.99

English Data Sheet: DLPS025



### www.ti.com/ja-jp

	PIN <sup>(1)</sup>	TYPE	OLONIA:	DATA	INTERNAL	01.00/		TRACE
NAME	NO.	(I/O/P)	SIGNAL	RATE (2)	TERM (3)	CLOCK	DESCRIPTION	(MILS)
MICROMIRRO	R CLOCKING PUL	SE (BIAS F	ESET)					
MBRST(0)	L5	Input	Analog	_	_	_		898.97
MBRST(1)	M28	Input	Analog	_	_	_		621.98
MBRST(2)	P4	Input	Analog	_	_	_		846.88
MBRST(3)	P30	Input	Analog	_	_	_		784.18
MBRST(4)	L3	Input	Analog	_	_	_		763.34
MBRST(5)	P28	Input	Analog	_	_	_		749.61
MBRST(6)	P2	Input	Analog	_	_	_		878.25
MBRST(7)	T28	Input	Analog	_	_	_		783.83
MBRST(8)	M4	Input	Analog	_	_	_		969.36
MBRST(9)	L29	Input	Analog	_	_	_		621.24
MBRST(10)	T4	Input	Analog	_	_	_		918.43
MBRST(11)	N29	Input	Analog	_	_	_		685.14
MBRST(12)	N3	Input	Analog	_	_	_	<b>1.</b>	812.31
MBRST(13)	L27	Input	Analog	_	_	_	Micromirror clocking pulse reset MBRST	591.89
MBRST(14)	R3	Input	Analog	_	_	_	signals clock	878.5
MBRST(15)	V28	Input	Analog	_	_	_	micromirrors into state of LVCMOS memory	660.15
MBRST(16)	V4	Input	Analog	_	_	_	cell associated with each mirror.	848.64
MBRST(17)	R29	Input	Analog	_	_	_	each million.	796.31
MBRST(18)	Y4	Input	Analog	_	_	_		715
MBRST(19)	AA27	Input	Analog	_	_	_		604.35
MBRST(20)	W3	Input	Analog	_	_	_		832.39
MBRST(21)	W27	Input	Analog	_	_	_		675.21
MBRST(22)	AA3	Input	Analog	_	_	_		861.18
MBRST(23)	W29	Input	Analog	_	_	_		662.66
MBRST(24)	U5	Input	Analog	_	_	_		850.06
MBRST(25)	U29	Input	Analog	_	_	_		726.56
MBRST(26)	Y2	Input	Analog	_	_	_		861.48
MBRST(27)	AA29	Input	Analog	_	_	_		683.83
MBRST(28)	U3	Input	Analog	_	_	_		878.5
MBRST(29)	Y30	Input	Analog	_	_	_		789.2



	PIN <sup>(1)</sup>	TYPE	CICNAL	DATA	INTERNAL	OI OOK	DECODIDEION	TRACE																																			
NAME	NO.	(I/O/P)	SIGNAL	RATE (2)	TERM (3)	CLOCK	DESCRIPTION	(MILS)																																			
POWER	<u> </u>																																										
	A3, A5, A7, A9, A11, A13, A21, A23, A25, A27, A29, B2,	Power																																									
vcc	C1, C31, E31, G31, J31, K2, L31, N31, R31, U31, W31,		Analog	_	_	_	Power for LVCMOS	_																																			
	AA31, AC1, AC31, AE31, AG1, AG31, AJ31, AK2,						logic																																				
	AK30, AL3, AL5, AL7, AL19, AL21, AL23, AL25, AL27																																										
VCCI	H6, H12, H18, H24, M6, M26, P6, P26, T6, T26, V6, V26,	Power	Analog	_	_	_	Power supply for LVDS Interface	_																																			
	Y6, Y26, AD6, AD12, AD18, AD24						LVB0 III.OII.doo																																				
VCC2	L1, N1, R1, U1, W1, AA1	Power	Analog	_	_	_	Power for high voltage CMOS logic	_																																			
	A1, B12, B18, B24, B30, C7, C13, C19, C25, D6, D12,																																										
	D18, D24, D30, E1, E7, E13, E19, E25, F6, F12, F18, F24,																																										
	F30, G7, G13, G19, G25, K4, K6, K26, K28, K30, M2, M30,																																										
VSS	N5, N27, R5, T2, T30, U27, V2, V30, W5, Y28, AB2, AB4,		Dawar	D	Danna	Power	Power	Power	Power	Power	Dowor	Power	Dower	Power	Power	Dower	Power		Analog	_	_	Common return for all	_																				
	AB6, AB26, AB28, AB30, AD30, AE7, AE13, AE19,						power inputs																																				
	AE25, AF6, AF12, AF18, AF24, AF30, AG7, AG13,																																										
	AG19, AG25, AH6, AH12, AH18, AH24, AH30, AJ1,																																										
	AJ7, AJ13, AJ19, AJ25, AK6, AK12, AK18, AL29																																										



### www.ti.com/ja-jp

	PIN <sup>(1)</sup>		SIGNAL	DATA	INTERNAL	CLOCK	DESCRIPTION	TRACE		
NAME	NO.	(I/O/P)	SIGNAL	RATE (2)	TERM (3)	CLOCK	DESCRIPTION	(MILS)		
RESERVED SI	RESERVED SIGNALS (NOT FOR USE IN SYSTEM)									
RESERVED_ FC	J7	Input	LVCMOS	_	pull-down	_		_		
RESERVED_ FD	J9	Input	LVCMOS	_	pull-down	_		_		
RESERVED_ PFE	J11	Input	LVCMOS	_	pull-down	_	Pins should be connected to VSS	_		
RESERVED_ STM	AC7	Input	LVCMOS	_	pull-down	_		_		
RESERVED_ AE	С3	Input	LVCMOS	_	pull-down	_		_		
	A19, B6, C5, H30, J13, J15, J17, J19, J21, J23, J25, R27,						No connection (any	-		
NO_CONNEC T	AA5, AC11, AC13, AC15, AC17, AC19, AC21, AC23,	_	_	_	_	_	connection to these terminals may result in undesirable effects)	_		
	AC25, AC5, AC9, AK24, AK4, AL13									

- (1) The following power supplies are required to operate the DMD: VCC, VCC1, VCC2. VSS must also be connected.
- (2) DDR = Double Data Rate. SDR = Single Data Rate. Refer to the セクション 6.7 for specifications and relationships.
- (3) Refer to セクション 6.6 for differential termination specification.



## **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature (unless otherwise noted). (1)

		MIN	MAX	UNIT
ELECTRICAL				
V <sub>CC</sub>	Voltage applied to V <sub>CC</sub> <sup>(2) (3)</sup>	-0.5	4	V
V <sub>CCI</sub>	Voltage applied to V <sub>CCI</sub> <sup>(2) (3)</sup>	-0.5	4	V
V <sub>CC2</sub>	Voltage applied to V <sub>VCC2</sub> <sup>(2)</sup> <sup>(3)</sup> <sup>(4)</sup>	-0.5	9	V
V <sub>MBRST</sub>	Clocking pulse waveform voltage applied to MBRST[29:0] input pins (supplied by DLPA200s)	-28	28	V
V <sub>CC</sub> - V <sub>CCI</sub>	Supply voltage delta (absolute value) <sup>(4)</sup>		0.3	V
	Voltage applied to all other input terminals <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.3	V
V <sub>ID</sub>	Maximum differential voltage, damage can occur to internal termination resistor if exceeded, see $\ensuremath{\boxtimes} 6-3$		700	mV
	Current required from a high-level output, V <sub>OH</sub> = 2.4 V		-20	mA
	Current required from a low-level output, V <sub>OL</sub> = 0.4 V		15	mA
ENVIRONMENT	TAL		<u> </u>	
<b>-</b>	Array temperature – operational <sup>(5)</sup>	20	70	°C
V <sub>ID</sub>   <b>ENVIRONMEN</b> * T <sub>ARRAY</sub>	Array temperature – non-operational <sup>(5)</sup>	-40	80	°C
T <sub>DELTA</sub>	Absolute temperature delta between the window test points (TP2, TP3) and the ceramic test point TP1 <sup>(6)</sup>		10	°C
RH	Relative humidity (non-condensing)		95	%

- (1) Stresses beyond those listed under セクション 6.4 may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under セクション 6.4. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V<sub>SS</sub> (ground).
- (3) Voltages V<sub>CC</sub>, V<sub>CCI</sub>, and V<sub>CC2</sub> are required for proper DMD operation.
- (4) Exceeding the recommended allowable absolute voltage difference between V<sub>CC</sub> and V<sub>CCI</sub> may result in excess current draw. The difference between V<sub>CC</sub> and V<sub>CCI</sub>, |V<sub>CC</sub> V<sub>CCI</sub>|, should be less than the specified limit.
- (5) The worst-case temperature of any test point shown in 🗵 7-10, or the active array as calculated by the セクション 7.6.2.
- (6) As either measured, predicted, or both between any two points measured on the exterior of the package, or as predicted at any point inside the micromirror array cavity. Refer to セクション 7.6.2.

#### **6.2 Storage Conditions**

Applicable for the DMD as a component or non-operating in a system

		MIN	MAX	UNIT
$T_{DMD}$	Storage temperature	-40	80	°C
RH	Storage humidity (non-condensing)		95	%

## 6.3 ESD Ratings

V <sub>ESD</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	All pins except MBRST[29:0]	±2000	V
	discriarye		MBRST[29:0] pins	±250	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible if necessary precautions are taken.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: DLPS025



# 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM	MAX	UNIT
ELECTRICAL	(2) (3)			· · · · · · · · · · · · · · · · · · ·	
V <sub>CC</sub>	Supply voltage for LVCMOS core logic	3.0	3.3	3.6	V
V <sub>CC1</sub>	Supply voltage for LVDS receivers	3.0	3.3	3.6	V
V <sub>CC2</sub>	Mirror electrode and HVCMOS supply voltage	8.25	8.5	8.75	V
VMBRST	Clocking Pulse Waveform Voltage applied to MBRST[29:0] Input Pins (supplied by DLPA200s)	-27		26.5	V
VCCI-VCC	Supply voltage delta (absolute value) (4)			0.3	V
ENVIRONMEN	NTAL <sup>(5)</sup> For Illumination Source Between 420 nm and 700 nm			'	
	Array temperature, Long-term operational (12) (7) (6) (8)	20	25-45	65 <sup>(13)</sup>	
T <sub>ARRAY</sub>	Array temperature, Short–term operational (12) (7) (9)	0		20	
T <sub>WINDOW</sub>	Window temperature test points TP2 and TP3, Long-term operational <sup>(8)</sup> .	10		70	°C
T <sub>DELTA</sub>	Absolute temperature delta between the window test points (TP2, TP3) and the ceramic test point TP1. <sup>(11)</sup>			10	°C
ILL <sub>VIS</sub>	Illumination <sup>(10)</sup>			Thermally limited	W/cm <sup>2</sup>
ENVIRONMEN	NTAL <sup>(5)</sup> For Illumination Source Between 400 nm and 420 nm	1		Į.	
T <sub>ARRAY</sub>	Array temperature, Long-term operational (12) (7) (6) (8)	20		30	°C
T <sub>WINDOW</sub>	Window temperature test points TP2 and TP3, Long-term operational <sup>(8)</sup>			30	°C
T <sub>DELTA</sub>	Absolute temperature delta between the window test points (TP2, TP3) and the ceramic test point TP1.(11)			10	°C
	W (10)			11	W/cm <sup>2</sup>
ILL	Illumination <sup>(10)</sup>			26.6	W
ENVIRONMEN	NTAL <sup>(5)</sup> For Illumination Source <400 nm and >700 nm			'	
<b>T</b>	Array temperature, Long-term operational (12) (7) (6) (8)	20		40 (13)	°C
T <sub>ARRAY</sub>	Array temperature, Short–term operational (12) (7) (9)	0		20	C
T <sub>WINDOW</sub>	Window temperature test points TP2 and TP3, Long-term operational <sup>(8)</sup>	10		70	°C
ILL	Illumination <sup>(10)</sup>			10	mW/cm <sup>2</sup>

- (1) The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by the Recommended Operating Conditions. No level of performance is implied when operating the device above or below the Recommended Operating Conditions limits.
- Voltages V<sub>CC</sub>, V<sub>CC1</sub>, and V<sub>CC2</sub> are required for proper DMD operation. V<sub>SS</sub> must also be connected.
- (3) All voltages are referenced to common ground V<sub>SS</sub>.
- (4) Exceeding the recommended allowable absolute voltage difference between V<sub>CC</sub> and V<sub>CC1</sub> may result in excess current draw. The difference between VCC and V<sub>CC1</sub>, |V<sub>CC</sub> V<sub>CC1</sub>|, should be less than the specified limit.
- (5) Optimal, long-term performance and optical efficiency of the Digital Micromirror Device (DMD) can be affected by various application parameters, including illumination spectrum, illumination power density, micromirror landed duty-cycle, ambient temperature (storage and operating), DMD temperature, ambient humidity (storage and operating), and power on or off duty cycle. TI recommends that application-specific effects be considered as early as possible in the design cycle.
- (6) Simultaneous exposure of the DMD to the maximum セクション 6.4 for temperature and UV illumination will reduce device lifetime.
- (7) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in 図 7-10 and the package thermal resistance in セクション 6.5 using Micromirror Array Temperature Calculation.
- (8) Long-term is defined as the usable life of the device.
- (9) Array temperatures beyond those specified as long-term are recommended for short-term conditions only (power-up). Short-term is defined as cumulative time over the usable life of the device and is less than 500 hours.
- (10) Total integrated illumination power density on the array in the indicated wavelength range.
- (11) The temperature delta is the highest difference between the ceramic test point (TP1) and window test points (TP2) and (TP3) in 🗵 7-10.
- (12) In some applications, the total DMD heat load can be dominated by the amount of incident light energy absorbed. See Micromirror Array Temperature Calculation for further details.
- (13) Per 🗵 6-1, the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. Refer to セクション 7.7 for a definition of micromirror landed duty cycle.




図 6-1. Max Recommended DMD Temperature - Derating Curve

### 6.5 Thermal Information

	DLP9500	
THERMAL METRIC	FLN (Package)	UNIT
	355 PINS	
Thermal resistance, active area to test point 1 (TP1) (1)	0.5	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package where it can be removed by an appropriate heat sink. The heat sink and cooling system must be capable of maintaining the package within the セクション 6.4. The total heat load on the DMD is largely driven by the incident light absorbed by the active area, although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

### 6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT	
V <sub>OH</sub>	High-level output voltage <sup>(1)</sup> , See ⊠ 7-4	V <sub>CC</sub> = 3 V, I <sub>OH</sub> = -20 mA	2.4		V	
V <sub>OL</sub>	Low-level output voltage <sup>(1)</sup> , See 図 7-4	V <sub>CC</sub> = 3.6 V, I <sub>OH</sub> = 15 mA		0.4	V	
V <sub>MBRST</sub>	Clocking pulse waveform applied to MBRST[29:0] input pins (supplied by DLPA200s)		-27	26.5	V	
I <sub>OZ</sub>	High-impedance output current (1)	V <sub>CC</sub> = 3.6 V		10	μA	
	High-level output current (1)	V <sub>OH</sub> = 2.4 V, V <sub>CC</sub> ≥ 3 V		-20		
I <sub>OH</sub>	righ-level output current (1)	V <sub>OH</sub> = 1.7 V, V <sub>CC</sub> ≥ 2.25 V		-15	mA	
I <sub>OL</sub>	Low-level output current (1)	$V_{OL} = 0.4 \text{ V}, V_{CC} \ge 3 \text{ V}$		15	mA	
	Low-level output current V	$V_{OL} = 0.4 \text{ V}, V_{CC} \ge 2.25 \text{ V}$		14	IIIA	
V <sub>IH</sub>	High-level input voltage (1)		1.7	V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub>	Low-level input voltage (1)		-0.3	0.7	V	
I <sub>IL</sub>	Low-level input current (1)	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = 0 V		-60	μA	
I <sub>IH</sub>	High-level input current (1)	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub>		60	μA	
I <sub>CC</sub>	Current into V <sub>CC</sub> pin	V <sub>CC</sub> = 3.6 V,		2990	mA	
I <sub>CCI</sub>	Current into V <sub>OFFSET</sub> pin (2)	V <sub>CCI</sub> = 3.6 V		910	mA	
I <sub>CC2</sub>	Current into V <sub>CC2</sub> pin	V <sub>CC2</sub> = 8.75 V		25	mA	
P <sub>D</sub>	Power dissipation			4.4	W	
Z <sub>IN</sub>	Internal differential impedance		95	105	Ω	

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Z <sub>LINE</sub>	Line differential impedance (PWB, trace)		90	100	110	Ω
Cı	Input capacitance (1)	f = 1 MHz			10	pF
Co	Output capacitance <sup>(1)</sup>	f = 1 MHz			10	pF
C <sub>IM</sub>	Input capacitance for MBRST[29:0] pins	f = 1 MHz	270		355	pF

<sup>(1)</sup> Applies to LVCMOS pins only.

<sup>(2)</sup> Exceeding the maximum allowable absolute voltage difference between V<sub>CC</sub> and V<sub>CCI</sub> may result in excess current draw (See セクション 6.1 for details).



# 6.7 LVDS Timing Requirements

over operating free-air temperature range (unless otherwise noted); see ☒ 6-2

		MIN	NOM	MAX	UNIT
$f_{DCLK_{X}}$	DCLK_x clock frequency (where x = [A, B, C, or D])	200		400	MHz
t <sub>c</sub>	Clock cycle - DLCK_x	2.5			ns
t <sub>w</sub>	Pulse duration - DLCK_x		1.25		ns
ts	Setup time - D_x[15:0] and SCTRL_x before DCLK_x	0.35			ns
t <sub>h</sub>	Hold time, D_x[15:0] and SCTRL_x after DCLK_x	0.35			ns
t <sub>skew</sub>	Skew between any two buses (A ,B, C, and D)	-1.25		1.25	ns




図 6-2. LVDS Timing Waveforms

English Data Sheet: DLPS025



# **6.8 LVDS Waveform Requirements**

over operating free-air temperature range (unless otherwise noted); see 図 6-3

		MIN	NOM	MAX	UNIT
V <sub>ID</sub>	Input differential voltage (absolute difference)	100	400	600	mV
V <sub>CM</sub>	Common mode voltage		1200		mV
V <sub>LVDS</sub>	LVDS voltage	0		2000	mV
t <sub>r</sub>	Rise time (20% to 80%)	100		400	ps
t <sub>r</sub>	Fall time (80% to 20%)	100		400	ps




図 6-3. LVDS Waveform Requirements



# 6.9 Serial Control Bus Timing Requirements

over operating free-air temperature range (unless otherwise noted); see 図 6-4 and 図 6-5

		MIN	NOM	MAX	UNIT
fscp_clk	SCP clock frequency	50		500	kHz
t <sub>SCP_SKEW</sub>	Time between valid SCP_DI and rising edge of SCP_CLK	-300		300	ns
t <sub>SCP_DELAY</sub>	Time between valid SCP_DO and rising edge of SCP_CLK			960	ns
t <sub>SCP_EN</sub>	Time between falling edge of SCP_EN and the first rising edge of SCP_CLK	30			ns
t_SCP	Rise time for SCP signals			200	ns
$t_{f\_SCP}$	Fall time for SCP signals			200	ns




図 6-4. Serial Communications Bus Timing Parameters




図 6-5. Serial Communications Bus Waveform Requirements



# 6.10 Systems Mounting Interface Loads

	PARAMETER	MIN	NOM	MAX	UNIT
Maximum system mounting interface load to be applied to the:	Thermal interface area (see 🗵 6-6)			156	N
	Electrical interface area (see ⊠ 6-6)			1334	N
	Datum A Interface area (see ⊠ 6-6)			712	N




図 6-6. System Interface Loads




## **6.11 Micromirror Array Physical Characteristics**

See Mechanical, Packaging and Orderable Information for additional details.

			VALUE	UNIT
М	Number of active micromirror columns <sup>(1)</sup>		1920	micromirrors
N	Number of active micromirror rows (1)		1080	micromirrors
Р	Micromirror (pixel) pitch (1)		10.8	μm
	Micromirror active array width (1)	M×P	20.736	mm
	Micromirror active array height (1)	N×P	11.664	mm
	Micromirror array border (1) (2)	Pond of micromirrors (POM)	10	micromirrors/side

- (1) See 🗵 6-7.
- (2) The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the POM. These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.



Refer to the セクション 6.11 table for M, N, and P specifications.

図 6-7. Micromirror Array Physical Characteristics

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



### 6.12 Micromirror Array Optical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT	
a M	Micromirror tilt angle	DMD parked state (1) (2) (3), See Micromirror Landed Positions and Light Paths section			0	degrees	
		DMD landed state (1) (4) (5) See Micromirror Landed Positions and Light Paths section			12		
β	Micromirror tilt angle variation (1) (4) (6) (7) (8)	See Micromirror Landed Positions and Light Paths section	-1		1	degrees	
		Micromirror crossover time (9)		3		μs	
		Micromirror switching time (10)		12.5		μs	
		Array switching time at 400 MHz with global reset (11)		56		μs	
	Non-operating micromirrors (12)	Non-adjacent micromirrors			10	mioromirroro	
	Non-operating microminors (1-7)	Adjacent micromirrors		0		micromirrors	
	Orientation of the micromirror axis-of-rotation (13)	See Micromirror Landed Positions and Light Paths section	44	45	46	degrees	
	Micromirror array optical efficiency (14) (15)	400 to 700 nm, with all micromirrors in the ON state		70%			

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Parking the micromirror array returns all of the micromirrors to an essentially flat (0°) state (as measured relative to the plane formed by the overall micromirror array).
- (3) When the micromirror array is parked, the tilt angle of each individual micromirror is uncontrolled.
- (4) Additional variation exists between the micromirror array and the package datums, as shown in *Mechanical, Packaging and Orderable Information*.
- (5) When the micromirror array is landed, the tilt angle of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of 1 results in a micromirror landing in an nominal angular position of +12°. A binary value of 0 results in a micromirror landing in an nominal angular position of –12°.
- (6) Represents the landed tilt angle variation relative to the nominal landed tilt angle.
- (7) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (8) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations and/or system contrast variation.
- (9) Micromirror crossover time is the transition time from landed to landed during a crossover transition and primarily a function of the natural response time of the micromirrors.
- (10) Micromirror switching time is the time after a micromirror clocking pulse until the micromirrors can be addressed again. It included the micromirror settling time.
- (11) Array switching is controlled and coordinated by the DLPC410 (DLPS024) and DLPA200 (DLPS015). Nominal switching time depends on the system implementation and represents the time for the entire micromirror array to be refreshed (array loaded plus reset and mirror settling time).
- (12) Non-operating micromirror is defined as a micromirror that is unable to transition nominally from the -12° position to +12° or vice versa.
- (13) Measured relative to the package datums 'B' and 'C', shown in the Mechanical, Packaging and Orderable Information.
- (14) The minimum or maximum DMD optical efficiency observed in a specific application depends on numerous application-specific design variables, such as:
  - · Illumination wavelength, bandwidth/line-width, degree of coherence
  - · Illumination angle, plus angle tolerance
  - Illumination and projection aperture size, and location in the system optical path
  - Illumination overfill of the DMD micromirror array
  - Aberrations present in the illumination source and/or path
  - · Aberrations present in the projection path

The specified nominal DMD optical efficiency is based on the following use conditions:

- Visible illumination (400 to 700 nm)
- Input illumination optical axis oriented at 24° relative to the window normal
- Projection optical axis oriented at 0° relative to the window normal
- f / 3 illumination aperture

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



• f / 2.4 projection aperture

Based on these use conditions, the nominal DMD optical efficiency results from the following four components:

- Micromirror array fill factor: nominally 94%
- · Micromirror array diffraction efficiency: nominally 87%
- · Micromirror surface reflectivity: nominally 89%
- Window transmission: nominally 96% (single pass, through two surface transitions)
- (15) Does not account for the effect of micromirror switching duty cycle, which is application dependent. Micromirror switching duty cycle represents the percentage of time that the micromirror is actually reflecting light from the optical illumination path to the optical projection path. This duty cycle depends on the illumination aperture size, the projection aperture size, and the micromirror array update rate.

#### 6.13 Window Characteristics

PARAMETER (1)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Window material designation	Corning 7056				
Window refractive index	At wavelength 589 nm		1.487		
Window flatness <sup>(4)</sup>	Per 25 mm			4	fringes
Window artifact size	Within the Window Aperture (5)			400	μm
Window aperture	See (2)				
Illumination overfill	Refer to セクション 7.5.4				
	At wavelength 405 nm. Applies to 0° and 24° AOI only.	95%			
Window transmittance, single–pass through both surfaces and glass (3)	Minimum within the wavelength range 420 nm to 680 nm. Applies to all angles 0° to 30° AOI.	96%			
and glass	Average over the wavelength range 420 nm to 680 nm. Applies to all angles 30° to 45° AOI.	96%			

- (1) See Window Characteristics and Optics for more information.
- (2) For details regarding the size and location of the window aperture, see the package mechanical characteristics listed in the Mechanical ICD in the Mechanical, Packaging, and Orderable Information section.
- (3) See the TI application report DLPA031, Wavelength Transmittance Considerations for DLP DMD Window.
- (4) At a wavelength of 632.8 nm.
- (5) See the *Mechanical Packaging and Orderable Information* section at the end of this document for details regarding the size and location of the window aperture.

### 6.14 Chipset Component Usage Specification

The DLP9500 is a component of one or more DLP chipsets. Reliable function and operation of the DLP9500 requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology is the TI technology and devices for operating or controlling a DLP DMD.

Product Folder Links: DLP9500

Copyright © 2023 Texas Instruments Incorporated



# 7 Detailed Description

### 7.1 Overview

Optically, the DLP9500 consists of 2,073,600 highly reflective, digitally switchable, micrometer-sized mirrors (micromirrors), organized in a two-dimensional array of 1920 micromirror columns by 1080 micromirror rows. Each aluminum micromirror is approximately 10.8 microns in size (see the *Micromirror Pitch* in the DMD Micromirror Array and Hinge-Axis Orientation section and is switchable between two discrete angular positions: –12° and 12°. The angular positions are measured relative to a 0° flat state, which is parallel to the array plane (see Micromirror Landed Positions and Light paths section). The tilt direction is perpendicular to the hinge-axis, which is positioned diagonally relative to the overall array. The On State landed position is directed toward row 0, column 0 (upper left) corner of the device package (see the *Micromirror Hinge-Axis Orientation* in *DMD Micromirror Array, Pitch Hinge-Axis Orientation*). In the field of visual displays, the 1920 × 1080 pixel resolution is referred to as 1080p.

Each individual micromirror is positioned over a corresponding CMOS memory cell. The angular position of a specific micromirror is determined by the binary state (logic 0 or 1) of the corresponding CMOS memory cell contents, after the mirror clocking pulse is applied. The angular position (-12° or +12°) of the individual micromirrors changes synchronously with a micromirror clocking pulse, rather than being synchronous with the CMOS memory cell data update. Therefore, writing a logic 1 into a memory cell followed by a mirror clocking pulse will result in the corresponding micromirror switching to a 12° position. Writing a logic 0 into a memory cell followed by a mirror clocking pulse will result in the corresponding micromirror switching to a -12° position.

Updating the angular position of the micromirror array consists of two steps. First, updating the contents of the CMOS memory. Second, application of a micromirror clocking pulse to all or a portion of the micromirror array (depending upon the configuration of the system). Micromirror clocking pulses are generated externally by two DLPA200s, with application of the pulses being coordinated by the DLPC410 controller.

Around the perimeter of the 1920 by 1080 array of micromirrors is a uniform band of border micromirrors. The border micromirrors are not user-addressable. The border micromirrors land in the  $-12^{\circ}$  position once power has been applied to the device. There are 10 border micromirrors on each side of the 1920 by 1080 active array.

☑ 7-1 shows a DLPC410 and DLP9500 chipset block diagram. The DLPC410 and DLPA200s control and coordinate the data loading and micromirror switching for reliable DLP9500 operation. The DLPR410 is the programmed PROM required to properly configure the DLPC410 controller. For more information on the chipset components, see セクション 8. For a typical system application using the DLP Discovery 4100 chipset including a DLP9500, see ☑ 8-1.

#### 7.2 Functional Block Diagram

☑ 7-1 shows a simplified system block diagram with the use of the DLPC410 with the following chipset components:

Product Folder Links: DLP9500

**DLPC410** Xilinx [XC5VLX30] FPGA configured to provide high-speed DMD data and control, and DLPA200 timing and control

DLPR410 [XCF16PFSG48C] serial flash PROM contains startup configuration information (EEPROM)

**DLPA200** Two DMD micromirror drivers for the DLP9500 DMD

**DLP9500** Spatial light modulator (DMD)






図 7-1. DLPC410, DLPA200, DLPR410, and DLP9500 Functional Block Diagram



### 7.3 Feature Description

#### 表 7-1. DMD Overview

DMD	ARRAY	SINGLE BLOCK MODE (Patterns/s)	GLOBAL RESET MODE (Patterns/s)	DATA RATE (Giga Pixels/s)	MIRROR PITCH
DLP9500 - 0.95" 1080p	1920 × 1080	23148	17857	48	10.8 µm

### 7.3.1 DLPC410 - Digital Controller for DLP Discovery 4100 Chipset

The DLPC410 chipset includes the DLPC410 controller which provides a high-speed LVDS data and control interface for DMD control. This interface is also connected to a second FPGA used to drive applications (not included in the chipset). The DLPC410 generates DMD and DLPA200 initialization and control signals in response to the inputs on the control interface.

For more information, see the DLPC410 data sheet (DLPS024).

#### 7.3.2 DLPA200 - DMD Micromirror Drivers

DLPA200 micromirror drivers provide the micromirror clocking pulse driver functions for the DMD. Two drivers are required for DLP9500.

The DLPA200 is designed to work with multiple DLP chipsets. Although the DLPA200 contains 16 MBSRT output pins, only 15 lines are used with the DLP9500 chipset. For more information see セクション Pin Functions and the DLPA200 data sheet (DLPS015).

### 7.3.3 DLPR410 - PROM for DLP Discovery 4100 Chipset

The DLPC410 controller is configured at startup from the DLPR410 PROM. The contents of this PROM can not be altered. For more information, see the DLPR410 data sheet (DLPS027) the DLPC410 data sheet (DLPS024).

### 7.3.4 DLP9500 - DLP 0.95 1080p 2xLVDS Type-A DMD 1080p DMD

#### 7.3.4.1 DLP9500 1080p Chipset Interfaces

This section will describe the interface between the different components included in the chipset. For more information on component interfacing, see セクション 8.

#### 7.3.4.1.1 DLPC410 Interface Description

#### 7.3.4.1.1.1 DLPC410 IO

表 7-2 describes the inputs and outputs of the DLPC410 to the user. For more details on these signals, see the DLPC410 data sheet (DLPS024).



### 表 7-2. Input/Output Description

PIN NAME	DESCRIPTION	I/O
ARST	Asynchronous active low reset	I
CLKIN_R	Reference clock, 50 MHz	I
DIN_[A,B,C,D](15:0)	LVDS DDR input for data bus A,B,C,D (15:0)	I
DCLKIN[A,B,C,D]	LVDS inputs for data clock (200 - 400 MHz) on bus A, B, C, and D	I
DVALID[A,B,C,D]	LVDS input used to start write sequence for bus A, B, C, and D	I
ROWMD(1:0)	DMD row address and row counter control	I
ROWAD(10:0)	DMD row address pointer	I
BLK_AD(3:0)	DMD mirror block address pointer	I
BLK_MD(1:0)	DMD mirror block reset and clear command modes	I
PWR_FLOAT	Used to float DMD mirrors before complete loss of power	I
DMD_TYPE(3:0)	DMD type in use	0
RST_ACTIVE	Indicates DMD mirror reset in progress	0
INIT_ACTIVE	Initialization in progress.	0
VLED0	System "heartbeat" signal	0
VLED1	Denotes initialization complete	0

#### 7.3.4.1.1.2 Initialization

The *INIT\_ACTIVE* (表 7-2) signal indicates that the DLP9500, DLPA200s, and DLPC410 are in an initialization state after power is applied. During this initialization period, the DLPC410 is initializing the DLP9500 and DLPA200s by setting all internal registers to their correct states. When this signal goes low, the system has completed initialization. System initialization takes approximately 220 ms to complete. Data and command write cycles should not be asserted during the initialization.

During initialization the user must send a training pattern to the DLPC410 on all data and DVALID lines to correctly align the data inputs to the data clock. For more information, see the interface training pattern information in the DLPC410 data sheet.

### 7.3.4.1.1.3 DMD Device Detection

The DLPC410 automatically detects the DMD type and device ID. DMD\_TYPE (表 7-2) is an output from the DLPC410 that contains the DMD information.

#### 7.3.4.1.1.4 Power Down

To ensure long term reliability of the DLP9500, a shutdown procedure must be executed. Prior to power removal, assert the PWR\_FLOAT (表 7-2) signal and allow approximately 300 µs for the procedure to complete. This procedure assures the mirrors are in a flat state.

#### 7.3.4.1.2 DLPC410 to DMD Interface

#### 7.3.4.1.2.1 DLPC410 to DMD IO Description

表 7-3 lists the available controls and status pin names and their corresponding signal type, along with a brief functional description.

### 表 7-3. DLPC410 to DMD I/O Pin Descriptions

PIN NAME	DESCRIPTION	1/0
DDC_DOUT_[A,B,C,D](15:0)	LVDS DDR output to DMD data bus A,B,C,D (15:0)	0
DDC_DCLKOUT_[A,B,C,D]	LVDS output to DMD data clock A,B,C,D	0
DDC_SCTRL_[A,B,C,D]	LVDS DDR output to DMD data control A,B,C,D	0

Product Folder Links: DLP9500

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



#### 7.3.4.1.2.2 Data Flow

☑ 7-2 shows the data traffic through the DLPC410. Special considerations are necessary when laying out the DLPC410 to allow best signal flow.




図 7-2. DLPC410 Data Flow

Four LVDS buses transfer the data from the user to the DLPC410. Each bus has its data clock that is input edge aligned with the data (DCLK). Each bus also has its own validation signal that qualifies the data input to the DLPC410 (DVALID).

Output LVDS buses transfer data from the DLPC410 to the DMD. Output buses LVDS C and LVDS D are used in addition to LVDS A and LVDS B with the DLP9500.

### 7.3.4.1.3 DLPC410 to DLPA200 Interface

### 7.3.4.1.3.1 DLPA200 Operation

The DLPA200 DMD micromirror driver is a mixed-signal application-specific integrated circuit (ASIC) that combines the necessary high-voltage power supply generation and micromirror clocking pulse functions for a family of DMDs. The DLPA200 is programmable and controllable to meet all current and anticipated DMD requirements.

The DLPA200 operates from a 12-V power supply input. For more detailed information on the DLPA200, see the DLPA200 data sheet.



#### 7.3.4.1.3.2 DLPC410 to DLPA200 IO Description

The serial communications port (SCP) is a full duplex, synchronous, character-oriented (byte) port that allows exchange of commands from the DLPC410 to the DLPA200s.




図 7-3. Serial Port System Configuration

Five signal lines are associated with the SCP bus: SCPEN, SCPCK, SCPDI, SCPDO, and IRQ.

表 7-4 lists the available controls and status pin names and their corresponding signal type, along with a brief functional description.

PIN NAME	DESCRIPTION	I/O
A_SCPEN	Active-low chip select for DLPA200 serial bus	0
A_STROBE	DLPA200 control signal strobe	0
A_MODE(1:0)	DLPA200 mode control	0
A_SEL(1:0)	DLPA200 select control	0
A_ADDR(3:0)	DLPA200 address control	0
B_SCPEN	Active-low chip select for DLPA200 serial bus (2)	0
B_STROBE	DLPA200 control signal strobe (2)	0
B_MODE(1:0)	DLPA200 mode control	0
B_SEL(1:0)	DLPA200 select control	0
B_ADDR(3:0)	DLPA200 address control	0

表 7-4. DLPC410 to DLPA200 I/O Pin Descriptions

The DLPA200 provides a variety of output options to the DMD by selecting logic control inputs: MODE[1:0], SEL[1:0] and reset group address A[3:0] (表 7-4). The MODE[1:0] input determines whether a single output, two outputs, four outputs, or all outputs, will be selected. Output levels (VBIAS, VOFFSET, or VRESET) are selected by SEL[1:0] pins. Selected outputs are tri-stated on the rising edge of the STROBE signal and latched to the selected voltage level after a break-before-make delay. Outputs will remain latched at the last micromirror clocking pulse waveform level until the next micromirror clocking pulse waveform cycle.

#### 7.3.4.1.4 DLPA200 to DLP9500 Interface

### 7.3.4.1.4.1 DLPA200 to DLP9500 Interface Overview

The DLPA200 generates three voltages: VBIAS, VRESET, and VOFFSET that are supplied to the DMD MBRST lines in various sequences through the micromirror clocking pulse driver function. VOFFSET is also supplied directly to the DMD as DMDVCC2. A fourth DMD power supply, DMDVCC, is supplied directly to the DMD by regulators.

The function of the micromirror clocking pulse driver is to switch selected outputs in patterns between the three voltage levels (VBIAS, VRESET and VOFFSET) to generate one of several micromirror clocking pulse waveforms. The order of these micromirror clocking pulse waveform events is controlled externally by the logic

Product Folder Links: DLP9500

Copyright © 2023 Texas Instruments Incorporated

control inputs and timed by the STROBE signal. DLPC410 automatically detects the DMD type and then uses the DMD type to determine the appropriate micromirror clocking pulse waveform.

A direct micromirror clocking pulse operation causes a mirror to transition directly from one latched state to the next. The address must already be set up on the mirror electrodes when the micromirror clocking pulse is initiated. Where the desired mirror display period does not allow for time to set up the address, a micromirror clocking pulse with release can be performed. This operation allows the mirror to go to a relaxed state regardless of the address while a new address is set up, after which the mirror can be driven to a new latched state.

A mirror in the relaxed state typically reflects light into a system collection aperture and can be thought of as *off* although the light is likely to be more than a mirror latched in the *off* state. System designers should carefully evaluate the impact of relaxed mirror conditions on optical performance.

#### 7.3.5 Measurement Conditions

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account.  $\boxtimes$  7-4 shows an equivalent test load circuit for the output under test. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving. All rise and fall transition timing parameters are referenced to  $V_{IL}$  MAX and  $V_{IH}$  MIN for input clocks,  $V_{OL}$  MAX and  $V_{OH}$  MIN for output clocks.




図 7-4. Test Load Circuit for AC Timing Measurements






図 7-5. Micromirror Landed Positions and Light Paths

English Data Sheet: DLPS025

#### 7.4 Device Functional Modes

The DLP9500 has only one functional mode; it is set to be highly optimized for low latency and high speed in generating mirror clocking pulses and timings.

When operated with the DLPC410 controller in conjunction with the DLPA200 drivers, the DLP9500 can be operated in several display modes. The DLP9500 is loaded as 15 blocks of 72 rows each. The first 64 bits of pixel data and last 64 bits of pixel data for all rows are not visible. Below is a representation of how the image is loaded by the different micromirror clocking pulse modes.  $\boxtimes$  7-6,  $\boxtimes$  7-7,  $\boxtimes$  7-8, and  $\boxtimes$  7-9 show how the image is loaded by the different micromirror clocking pulse modes.

There are four micromirror clocking pulse modes that determine which blocks are *reset* when a micromirror clocking pulse command is issued:

- · Single block mode
- Dual block mode
- · Quad block mode
- Global mode

## 7.4.1 Single Block Mode

In single block mode, a single block can be loaded and reset in any order. After a block is loaded, it can be reset to transfer the information to the mechanical state of the mirrors.




図 7-6. Single Block Mode

#### 7.4.2 Dual Block Mode

In dual block mode, reset blocks are paired together as follows (0-1), (2-3), (4-5), (6-7), (8-9), (10-11), (12-13), and (14). These pairs can be reset in any order. After data is loaded a pair can be reset to transfer the information to the mechanical state of the mirrors.




図 7-7. Dual Block Mode



#### 7.4.3 Quad Block Mode

In quad block mode, reset blocks are grouped together in fours as follows (0-3), (4-7), (8-11) and (12-14). Each quad group can be randomly addressed and reset. After a quad group is loaded, it can be reset to transfer the information to the mechanical state of the mirrors.




図 7-8. Quad Block Mode

### 7.4.4 Global Block Mode

In global mode, all reset blocks are grouped into a single group and reset together. The entire DMD must be loaded with the desired data before issuing a Global Reset to transfer the information to the mechanical state of the mirrors.




図 7-9. Global Mode



## 7.5 Window Characteristics and Optics

注

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.

#### 7.5.1 Optical Interface and System Image Quality

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

### 7.5.2 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination, projection pupils, or both to block out flat-state and stray light from the projection lens. The mirror tilt angle defines DMD capability to separate the *ON* optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, objectionable artifacts in the display's border and/or active area could occur.

### 7.5.3 Pupil Match

TI recommends the exit pupil of the illumination is nominally centered within 2° (two degrees) of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

### 7.5.4 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the optical architecture of a particular system, overfill light may have to be further reduced below the suggested 10% level to be acceptable.



# 7.6 Micromirror Array Temperature Calculation

### 7.6.1 Thermal Test Points

The temperature of the DMD case can be measured directly. For consistency, thermal test point locations 1, 2, and 3 are defined as shown in  $\boxtimes$  7-10.




図 7-10. Thermal Test Points

Product Folder Links: DLP9500

## 7.6.2 Micromirror Array Temperature Calculation - Lumens Based

#### where

- T<sub>Ceramic</sub> = Measured ceramic temperature (°C) at location (test point number 1)
- R<sub>Arrav-To-Ceramic</sub> = DMD package thermal resistance from array to outside ceramic (°C/W)
- Q<sub>Array</sub> = Total DMD array power, which is both electrical plus absorbed on the DMD active array (W)

#### where

- Q<sub>Electrical</sub> = Approximate nominal electrical internal power dissipation (W)
- Q<sub>Illumination</sub> = [Illumination power density × illumination area on DMD] (W)
- DMD absorption constant = 0.42
- Illumination power density = 2 W/cm<sup>2</sup>
- Illumination area =  $(2.0736 \text{ cm} \times 1.1664 \text{ cm}) / 83.7\% = 2.89 \text{ cm}^2$  (assumes 83.7% on the active array and 16.3% overfill)
- $Q_{IIIumination} = 2 W/cm^2 \times 2.89 cm^2 = 5.78 W$
- Q<sub>Electrical</sub> = 4.4 W
- R<sub>Array-To-Ceramic</sub> = 0.5°C/W
- T<sub>Ceramic</sub> = 20°C (measured on ceramic)
- $Q_{Array} = 4.4 \text{ W} + (5.78 \text{ W} \times 0.42) = 6.83 \text{ W}$
- $T_{Array} = 20^{\circ}C + (6.83 \text{ W} \times 0.5^{\circ}C/\text{W}) = 23.4^{\circ}C$

Micromirror array temperature cannot be measured directly; therefore, it must be computed analytically from:

- the measurement points (☒ 7-10)
- · the package thermal resistance
- · the electrical power
- the illumination heat load

The relationship between micromirror array temperature and the reference ceramic temperature (thermal test point TP1 in  $\boxtimes$  7-10) is provided by the following equations:

```
T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})
Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}
```

### where

- T<sub>ARRAY</sub> = computed array temperature (°C)
- T<sub>CERAMIC</sub> = measured ceramic temperature (°C) (TP1 location)
- R<sub>ARRAY-TO-CERAMIC</sub> = thermal resistance of DMD package (specified in セクション 6.5) from array to ceramic TP1 (°C/W)
- Q<sub>ARRAY</sub> = total power (electrical + absorbed) on the array (Watts)
- Q<sub>ELECTRICAL</sub> = nominal electrical power (Watts)
- $Q_{ILLUMINATION} = (C_{L2W} \times SL)$  (Watts)
- C<sub>L2W</sub> = conversion constant for screen lumens to power on DMD (Watts/lumen)
- SL = measured screen lumens

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 4.4 Watts. The absorbed power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The conversion constant  $C_{L2W}$  is based on the DMD input illumination characteristics. It assumes a spectral efficiency of 300 lumens/Watt for the projected light and an illumination distribution of 83.7% on the active array and 16.3% on the array border. The equations shown above are valid for a system with a total projection efficiency through the projection lens from the DMD to the screen of 87%.

Sample calculation for typical application:



- T<sub>Ceramic</sub> = 55°C (measured) SL = 2000 lm (measured)
- Q<sub>ELECTRICAL</sub> = 4.4 Watts
- $R_{ARRAY-TO-CERAMIC} = 0.5 \text{ °C/W}$   $C_{L2W} = 0.00274 \text{ W/Im}$
- $Q_{ARRAY} = 4.4 + (0.00274 \text{ W/lm} \times 2000 \text{ lm}) = 9.88 \text{ W}$   $T_{ARRAY} = 55^{\circ}\text{C} + (9.88 \text{ W} \times 0.5 ^{\circ}\text{C}) = 59.9 ^{\circ}\text{C}$



#### 7.6.3 Micromirror Array Temperature Calculation - Power Density Based

Micromirror array temperature cannot be measured directly; therefore, it must be computed analytically from:

- the measurement points (

  ▼ 7-10)
- the package thermal resistance
- · the electrical power
- · the illumination heat load

The relationship between array temperature and the reference ceramic temperature (thermal test point TP1 in 🗵 7-10) is provided by the following equations:

```
T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})
Q_{ARRAY} = Q_{ELECTRICAL} + (0.42 \times Q_{INCIDENT})
```

#### where

- T<sub>ARRAY</sub> = computed array temperature (°C)
- T<sub>CERAMIC</sub> = measured ceramic temperature (°C) (TP1 location)
- R<sub>ARRAY-TO-CERAMIC</sub> = thermal resistance of DMD package (specified in セクション 6.5) from array to ceramic TP1 (°C/W)
- Q<sub>ARRAY</sub> = total power (electrical + absorbed) on the array (Watts)
- Q<sub>ELECTRICAL</sub> = nominal electrical power (Watts)
- Q<sub>INCIDENT</sub> = total incident optical power on DMD (Watts)

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 4.4 watts. The absorbed power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for each DMD chip in a system. It assumes an illumination distribution of 83.7% on the active array and 16.3% on the array border.

#### 7.6.4

Sample Calculation for each DMD in a system with a measured illumination power density:

- T<sub>Ceramic</sub> = 20°C (measured)
- ILL<sub>DENSITY</sub> = 11 Watts per cm<sup>2</sup> (optical power on DMD per unit area) (measured)
- Overfill = 16.3% (optical design)
- Q<sub>ELECTRICAL</sub> = 4.4 Watts
- R<sub>ARRAY-TO-CERAMIC</sub> = 0.5 °C/W
- Area of array = ( 2.0736 cm x 1.1664 cm ) = 2.419 cm<sup>2</sup>
- $ILL_{ARFA} = 2.419 \text{ cm}^2 / (83.7\%) = 2.89 \text{ cm}^2$
- $Q_{INCIDENT} = 11 \text{ W/cm}^2 \text{ x } 2.89 \text{ cm}^2 = 31.79 \text{ W}$
- Q<sub>ARRAY</sub> = 4.4 W + (0.42 x 31.79 W) = 17.75 W
- $T_{ARRAY} = 20^{\circ}C + (17.75 \text{ W x } 0.5 ^{\circ}C) = 28.9 ^{\circ}C$



## 7.7 Micromirror Landed-On and Landed-Off Duty Cycle

## 7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the On–state versus the amount of time the same micromirror is landed in the Off–state.

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the On-state 100% of the time (and in the Off-state 0% of the time); whereas 0/100 would indicate that the pixel is in the Off-state 100% of the time. Likewise, 50/50 indicates that the pixel is On 50% of the time and Off 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Because a micromirror can only be landed in one state or the other (on or off), the two numbers (percentages) always add to 100.

### 7.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the usable life of the DMD.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

#### 7.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD temperature and landed duty cycle interact to affect the usable life of the DMD, and this interaction can be exploited to reduce the impact that an asymmetrical landed duty cycle has on the DMD's usable life. This is quantified in the derating curve shown in  $\boxtimes$  6-1. The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the maximum operating DMD temperature that the DMD should be operated at for a give long-term average landed duty.

#### 7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the landed duty cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience a 100/0 landed duty cycle during that time period. Likewise, when displaying pure-black, the pixel will experience a 0/100 landed duty cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the landed duty cycle tracks one-to-one with the gray scale value, as shown in 表 7-5.

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated

表 7-5. Grayscale Value and Landed Duty Cycle

GRAYSCALE VALUE	LANDED DUTY CYCLE			
0%	0/100			
10%	10/90			
20%	20/80			
30%	30/70			
40%	40/60			
50%	50/50			
60%	60/40			
70%	70/30			
80%	80/20			
90%	90/10			
100%	100/0			

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:

Landed Duty Cycle = (Red\_Cycle\_% × Red\_Scale\_Value) + (Green\_Cycle\_% × Green\_Scale\_Value) + (Blue\_Cycle\_% × Blue\_Scale\_Value)

#### where:

Red\_Cycle\_%, Green\_Cycle\_%, and Blue\_Cycle\_%, represent the percentage of the frame time that Red, Green, and Blue are displayed (respectively) to achieve the desired white point.

For example, assume that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (to achieve the desired white point), then the landed duty for various combinations of red, green, blue color intensities would be as shown in  $\frac{1}{2}$  7-6.

表 7-6. Example Landed Duty Cycle for Full-Color

RED CYCLE PERCENTAGE 50%	GREEN CYCLE PERCENTAGE 20%	BLUE CYCLE PERCENTAGE 30%	LANDED DUTY CYCLE	
RED SCALE VALUE	GREEN SCALE VALUE	BLUE SCALE VALUE		
0%	0%	0%	0/100	
100%	0%	0%	50/50	
0%	100%	0%	20/80	
0%	0%	100%	30/70	
12%	0%	0%	6/94	
0%	35%	0%	7/93	
0%	0%	60%	18/82	
100%	100%	0%	70/30	
0%	% 100% 100%		50/50	
100%	0%	100%	80/20	
12%	35% 0%		13/87	
0%	0% 35% 60%		25/75	
12%	0%	60%	24/76	
100%	100% 100%		100/0	



## 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

## 8.1 Application Information

The DLP9500 devices must be coupled with the DLPC410 controller to provide a reliable solution for many different applications. The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC410. Applications of interest include 3D printing, lithography, medical systems, and compressive sensing.

## 8.2 Typical Application

A typical embedded system application using the DLPC410 controller and DLP9500 is shown in 🗵 8-1. In this configuration, the DLPC410 controller supports input from an FPGA. The FPGA sends low-level data to the controller, enabling the system to be highly optimized for low latency and high speed.




図 8-1. DLPC410 and DLP9500 Embedded Example Block Diagram



#### 8.2.1 Design Requirements

All applications using the DLP9500 1080p chipset require both the controller and the DMD components for operation. The system also requires an external parallel flash memory device loaded with the DLPC410 configuration and support firmware. The chipset has several system interfaces and requires some support circuitry. The following interfaces and support circuitry are required:

- · DLPC410 system interfaces:
  - Control interface
  - Trigger interface
  - Input data interface
  - Illumination interface
  - Reference clock
  - Program interface
- DLP9500 interfaces:
  - DLPC410 to DLP9500 digital data
  - DLPC410 to DLP9500 control interface
  - DLPC410 to DLP9500 micromirror reset control interface
  - DLPC410 to DLPA200 micromirror driver
  - DLPA200 to DLP9500 micromirror reset

## 8.2.1.1 Device Description

The DLP9500 1080p chipset offers developers a convenient way to design a wide variety of industrial, medical, telecom and advanced display applications by delivering maximum flexibility in formatting data, sequencing data, and light patterns.

The DLP9500 1080p chipset includes the following four components: DMD digital controller (DLPC410), EEPROM (DLPR410), DMD micromirror driver (DLPA200), and a DMD (DLP9500).

## DLPC410 Digital Controller for DLP Discovery 4100 chipset

- Provides high speed 2XLVDS data and control interface to the user
- Drives mirror clocking pulse and timing information to the DLPA200
- · Supports random row addressing
- Controls illumination

#### **DLPR410** PROM for DLP Discovery 4100 chipset

Contains startup configuration information for the DLPC410

#### **DLPA200** DMD Micromirror Driver

Submit Document Feedback

Generates micromirror clocking pulse control (sometimes referred to as a reset) of 15 banks of DMD mirrors.
 (Two are required for the DLP9500).

### **DLP9500** DLP 0.95 1080p 2xLVDS Type-A DMD

Steers light in two digital positions (+12° and –12°) using 1920 × 1080 micromirror array of aluminum mirrors.

表 8-1. DLP DLP9500 Chipset Configurations

QUANTITY	TI PART	DESCRIPTION				
1	DLP9500	DLP 0.95 1080p 2xLVDS Type-A DMD				
1	DLPC410	Digital Controller for DLP Discovery 4100 chipset				
1	DLPR410	PROM for DLP Discovery 4100 chipset				
2	DLPA200	DMD Micromirror Driver				

Reliable function and operation of DLP9500 1080p chipsets require the components be used in conjunction with each other. This document describes the proper integration and use of the DLP9500 1080p chipset components.

The DLP9500 1080p chipset can be combined with a user programmable application FPGA (not included) to create high performance systems.

Product Folder Links: DLP9500

English Data Sheet: DLPS025



## 8.2.2 Detailed Design Procedure

The DLP9500 DMD is well suited for visible light applications requiring fast, spatially programmable light patterns using the micromirror array. See the block diagram in  $\boxtimes$  7-1 to see the connections between the DLP9500 DMD, the DLPC410 digital controller, the DLPR410 EEPROM, and the DLPA200 DMD micromirror drivers. An example application block diagram can be found in  $\boxtimes$  8-1. Layout guidelines should be followed for reliability.

Product Folder Links: DLP9500



# 9 Power Supply Recommendations

## 9.1 Power-Up Sequence (Handled by the DLPC410)

The sequence of events for DMD system power-up is:

- 1. Apply logic supply voltages to the DLPA200 and to the DMD according to DMD specifications.
- 2. Place DLPA200 drivers into high impedance states.
- 3. Turn on DLPA200 bias, offset, or reset supplies according to driver specifications.
- 4. After all supply voltages are assured to be within the limits specified and with all micromirror clocking pulse operations logically suspended, enable all drivers to either VOFFSET or VBIAS level.
- 5. Begin micromirror clocking pulse operations.

## 9.2 DMD Power-Up and Power-Down Procedures

Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability. The DLP9500 power-up and power-down procedures are defined by the DLPC410 data sheet (DLPS024). These procedures must be followed to ensure reliable operation of the device.

Product Folder Links: DLP9500

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

### 10 Layout

### 10.1 Layout Guidelines

The DLP9500 is part of a chipset that is controlled by the DLPC410 in conjunction with the DLPA200. These guidelines are targeted at designing a PCB board with these components.

#### 10.1.1 Impedance Requirements

Signals should be routed to have a matched impedance of 50  $\Omega$  ±10% except for LVDS differential pairs (DMD\_DAT\_Xnn, DMD\_DCKL\_Xn, and DMD\_SCTRL\_Xn) which should be matched to 100  $\Omega$  ±10% across each pair.

### 10.1.2 PCB Signal Routing

When designing a PCB board for the DLP9500 controlled by the DLPC410 in conjunction with the DLPA200s, the following are recommended:

Signal trace corners should be no sharper than 45°. Adjacent signal layers should have the predominate traces routed orthogonal to each other. TI recommends that critical signals be hand routed in the following order: DDR2 Memory, DMD (LVDS signals), then DLPA200 signals.

TI does not recommend signal routing on power or ground planes.

TI does not recommend ground plane slots.

High speed signal traces should not cross over slots in adjacent power and/or ground planes.

### 表 10-1. Important Signal Trace Constraints

SIGNAL	CONSTRAINTS					
LVDS (DMD_DAT_xnn, DMD_DCKL_xn, and DMD_SCTRL_xn)	P-to-N data, clock, and SCTRL: <10 mils (0.25 mm); Pair-to-pair <10 mils (0.25 mm); Bundle-to-bundle <2000 mils (50 mm, for example DMD_DAT_Ann to DMD_DAT_Bnn) Trace width: 4 mil (0.1 mm) Trace spacing: In ball field – 4 mil (0.11 mm); PCB etch – 14 mil (0.36 mm) Maximum recommended trace length <6 inches (150 mm)					

### 表 10-2. Power Trace Widths and Spacing

SIGNAL NAME	MINIMUM TRACE WIDTH	MINIMUM TRACE SPACING	LAYOUT REQUIREMENTS		
GND	Maximize	5 mil (0.13 mm)	Maximize trace width to connecting pin as a minimum		
VCC, VCC2	20 mil (0.51 mm)	10 mil (0.25 mm)			
MBRST[14:0]	11 mil (0.28 mm)	15 mil (0.38 mm)			

#### 10.1.3 Fiducials

Fiducials for automatic component insertion should be 0.05-inch copper with a 0.1-inch cutout (antipad). Fiducials for optical auto insertion are placed on three corners of both sides of the PCB.

#### 10.1.4 PCB Layout Guidelines

A target impedance of 50  $\Omega$  for single ended signals and 100  $\Omega$  between LVDS signals is specified for all signal layers.

### 10.1.4.1 DMD Interface

The digital interface from the DLPC410 to the DMD are LVDS signals that run at clock rates up to 400 MHz. Data is clocked into the DMD on both the rising and falling edge of the clock, so the data rate is 800 MHz. The LVDS signals should have 100  $\Omega$  differential impedance. The differential signals should be matched but kept as short as possible. Parallel termination at the LVDS receiver is in the DMD; therefore, on board termination is not necessary.

Product Folder Links: DLP9500



#### 10.1.4.1.1 Trace Length Matching

The DLPC410 DMD data signals require precise length matching. Differential signals should have impedance of 100  $\Omega$  (with 5% tolerance). It is important that the propagation delays are matched. The maximum differential pair uncoupled length is 100 mils with a relative propagation delay of ±25 mil between the p and n. Matching all signals exactly will maximize the channel margin. The signal path through all boards, flex cables and internal DMD routing must be considered in this calculation.

### 10.1.4.2 DLP9500 Decoupling

General decoupling capacitors for the DLP9500 should be distributed around the PCB and placed to minimize the distance from IC voltage and ground pads. Each decoupling capacitor (0.1 µF recommended) should have vias directly to the ground and power planes. Via sharing between components (discreet or integrated) is discouraged. The power and ground pads of the DLP9500 should be tied to the voltage and ground planes with their own vias.

### 10.1.4.2.1 Decoupling Capacitors

Decoupling capacitors should be placed to minimize the distance from the decoupling capacitor to the supply and ground pin of the component. TI recommends that the placement of and routing for the decoupling capacitors meet the following guidelines:

- The supply voltage pin of the capacitor should be located close to the device supply voltage pin or pins. The
  decoupling capacitor should have vias to ground and voltage planes. The device can be connected directly to
  the decoupling capacitor (no via) if the trace length is less than 0.1 inch. Otherwise, the component should be
  tied to the voltage or ground plane through separate vias.
- The trace lengths of the voltage and ground connections for decoupling capacitors and components should be less than 0.1 inch to minimize inductance.
- The trace width of the power and ground connection to decoupling capacitors and components should be as wide as possible to minimize inductance.
- Connecting decoupling capacitors to ground and power planes through multiple vias can reduce inductance and improve noise performance.
- Decoupling performance can be improved by using low ESR and low ESL capacitors.

#### 10.1.4.3 VCC and VCC2

The VCC pins of the DMD should be connected directly to the DMD VCC plane. Decoupling for the VCC should be distributed around the DMD and placed to minimize the distance from the voltage and ground pads. Each decoupling capacitor should have vias directly connected to the ground and power planes. The VCC and GND pads of the DMD should be tied to the VCC and ground planes with their own vias.

The VCC2 voltage can be routed to the DMD as a trace. Decoupling capacitors should be placed to minimize the distance from the DMD's VCC2 and ground pads. Using wide etch from the decoupling capacitors to the DMD connection will reduce inductance and improve decoupling performance.

#### 10.1.4.4 DMD Layout

See the respective sections in this data sheet for package dimensions, timing and pin out information.

#### 10.1.4.5 DLPA200

The DLPA200 generates the micromirror clocking pulses for the DMD. The DMD-drive outputs from the DLPA200 (MBRST[29:0] should be routed with minimum trace width of 11 mil and a minimum spacing of 15 mil. The VCC and VCC2 traces from the output capacitors to the DLPA200 should also be routed with a minimum trace width and spacing of 11 mil and 15 mil, respectively. See the DLPA200 customer data sheet DLPS015 for mechanical package and layout information.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: DLPS025



## 10.2 Layout Example

For LVDS (and other differential signal) pairs and groups, it is important to match trace lengths. In the area of the dashed lines,  $\boxtimes$  10-1 shows correct matching of signal pair lengths with serpentine sections to maintain the correct impedance.




図 10-1. Mitering LVDS Traces to Match Lengths



## 11 Device and Documentation Support

## 11.1 Device Support

### 11.1.1 Device Nomenclature

☑ 11-1 provides a legend of reading the complete device name for any DLP device.




図 11-1. Device Nomenclature

### 11.1.2 Device Marking




図 11-2. DLP9500 Device Marking

# 11.2 Documentation Support

#### 11.2.1 Related Documentation

The following documents contain additional information related to the use of the DLP9500 device.

- DLPC410 Digital Controller for DLP Discovery 4100 chipset data sheet
- DLPA200 DMD Micromirror Driver data sheet
- DLPR410 PROM for DLP Discovery 4100 chipset data sheet

#### 11.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

表 11-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DLP9500	Click here	Click here	Click here	Click here	Click here
DLPA200	Click here	Click here	Click here	Click here	Click here
DLPC410	Click here	Click here	Click here	Click here	Click here
DLPR410	Click here	Click here	Click here	Click here	Click here

## 11.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 11.5 Trademarks

Discovery<sup>™</sup> is a trademark of Texas Instruments.

TI E2E™ is a trademark of Texas Instruments.

DLP® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 11.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DLP9500

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
DLP9500BFLN	Active	Production	CLGA (FLN)   355	12   TRAY NON-STD	Yes	NIPDAU	N/A for Pkg Type	20 to 70	
DLP9500BFLN.B	Active	Production	CLGA (FLN)   355	12   TRAY NON-STD	Yes	NIPDAU	N/A for Pkg Type	20 to 70	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.


<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.









## 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月