









DLP651LE JAJSRP4 - OCTOBER 2023

DLP651LE 0.65 WXGA、デジタル・マイクロミラー・デバイス

1 特長

- 0.65 インチの対角マイクロミラー・アレイ
 - ディスプレイ解像度: WXGA (1280 × 800)
 - マイクロミラー・ピッチ:10.8μm
 - マイクロミラー傾斜角:±12°(平面に対して)
 - コーナー照明
- 2 つの LVDS 入力データ・バス
- DLP651LE チップセットの構成部品:
 - DLP651LE DMD
 - DLPC4430 コントローラ
 - DLPA100 コントローラ・パワー・マネージメントおよ びモータ・ドライバIC
 - DLPA200 DMD パワー・マネージメント IC

2 アプリケーション

- スマート照明
- ビジネス・プロジェクタ
- 教育用プロジェクタ


3 概要

DLP651LE デジタル・マイクロミラー・デバイス (DMD) は、デジタル制御型の MEMS (micro-electromechanical system) 空間光変調器 (SLM) で、WXGA ディスプレイ・ ソリューションを低コストで実現します。チップセットは、 DLP651LE DMD、DLPC4430 ディスプレイ・コントロー ラ、DLPA100 電源およびモータ・ドライバ、DLPA200 マイ クロミラー・ドライバで構成されています。このチップセット は DLP650LE のコスト最適化バージョンで、性能を強化 した気密パッケージで提供され、優れた輝度で 16:10 の アスペクト比を必要とするアプリケーション向けに設計され ています。

製品情報

部品番号	パッケージ ⁽¹⁾	パッケージ・サイズ (公称)
DLP651LE	FYM (149)	22.30mm × 32.20mm

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



DLP651LE の概略回路図



Table of Contents

1 特長 1	7.5 Micromirror Ar
2 アプリケーション1	7.6 Micromirror Po
3 概要1	7.7 Window Aperto
4 Revision History	7.8 Micromirror La
5 Pin Configuration and Functions3	8 Application and In
6 Specifications	8.1 Application Info
6.1 Absolute Maximum Ratings7	8.2 Typical Applica
6.2 Storage Conditions8	9 Layout
6.3 ESD Ratings8	9.1 Layout Guideli
6.4 Recommended Operating Conditions8	9.2 Layout Examp
6.5 Thermal Information	10 Power Supply R
6.6 Electrical Characteristics12	10.1 DMD Power S
6.7 Timing Requirements12	10.2 DMD Power S
6.8 System Mounting Interface Loads	11 Device and Docu
6.9 Micromirror Array Physical Characteristics17	11.1 Device Suppo
6.10 Micromirror Array Optical Characteristics	11.2 Documentation
6.11 Window Characteristics20	11.3 Receiving No
6.12 Chipset Component Usage Specification20	11.4 サポート・リソー
7 Detailed Description21	11.5 Trademarks
7.1 Overview21	11.6 静電気放電に
7.2 Functional Block Diagram22	11.7 用語集
7.3 Feature Description23	12 Mechanical, Pac
7.4 Optical Interface and System Image Quality	Information
Considerations23	

7.5 Micromirror Array Temperature Calculation	24
7.6 Micromirror Power Density Calculation	.25
7.7 Window Aperture Illumination Overfill Calculation	27
7.8 Micromirror Landed-On/Landed-Off Duty Cycle	28
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	31
9 Layout.	
9.1 Layout Guidelines	34
9.2 Layout Example	34
10 Power Supply Recommendations	
10.1 DMD Power Supply Power-Up Procedure	.35
10.2 DMD Power Supply Power-Down Procedure	35
11 Device and Documentation Support	.37
11.1 Device Support	.37
11.2 Documentation Support	37
11.3 Receiving Notification of Documentation Updates.	37
11.4 サポート・リソース	.37
11.5 Trademarks	38
11.6 静電気放電に関する注意事項	38
11.7 用語集	38
12 Mechanical, Packaging, and Orderable	
Information	39

4 Revision History

DATE	REVISION	NOTES
October 2023	*	Initial release

5 Pin Configuration and Functions




図 5-1. FYM Package 149-Pin CLGA Bottom View

表 5-1. Pin Functions

PIN	NET LENGTH	SIGNAL	TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.	(mils)	OIOITAL	111 =	BEGGKIII TIGIK
DATA INPUTS					
D_AN(1)	G20	711.64			
D_AN(3)	H19	711.60			
D_AN(5)	F18	711.60			
D_AN(7)	E18	711.60			
D_AN(9)	C20	711.60			
D_AN(11)	B18	711.60			
D_AN(13)	A20	711.60			
D_AN(15)	B19	711.58	LVDS		LVDS pair for Data Bug A
D_AP(1)	H20	711.66	LVDS	Į	LVDS pair for Data Bus A
D_AP(3)	G19	711.61			
D_AP(5)	G18	711.59			
D_AP(7)	D18	711.60			
D_AP(9)	D20	711.59			
D_AP(11)	A18	711.58			
D_AP(13)	B20	711.59			
D_AP(15)	A19	711.59			



PIN		NET LENGTH	SIGNAL	TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.	(mils)	SIGNAL	I TPE(''	DESCRIPTION	
D_BN(1)	K20	711.61				
D_BN(3)	J19	711.59				
D_BN(5)	L18	711.59				
D_BN(7)	M18	711.6				
D_BN(9)	P20	711.6				
D_BN(11)	R18	711.59				
D_BN(13)	T20	711.59				
D_BN(15)	R19	711.59	LVDS	ı	LVDS pair for Data Bus B	
D_BP(1)	J20	711.61	LVD3	ı	LVD3 pail 101 Data bus b	
D_BP(3)	K19	711.6				
D_BP(5)	K18	711.58				
D_BP(7)	N18	711.58				
D_BP(9)	N20	711.6				
D_BP(11)	T18	711.61				
D_BP(13)	R20	711.59				
D_BP(15)	T19	711.6				
DCLK_AN	D19	711.59		ı	LVDS pair for Data Clock A	
DCLK_AP	E19	711.59		ı	LVD3 pail for Data Glock A	
DCLK_BN	N19	711.6		ı	LVDS pair for Data Clock B	
DCLK_BP	M19	711.61			LVDG pail for Data Glock D	
DATA CONTROL INPUTS						
SCTRL_AN	F20	711.62		1	LVDS pair for Serial Control (Sync) A	
SCTRL_AP	E20	711.6			LVDO Pair for Geriai Control (Cyric) A	
SCTRL_BN	L20	711.59			LVDS pair for Serial Control (Sync) B	
SCTRL_BP	M20	711.59		<u>'</u>	Labo pair for Geriai Gorittoi (Gyrio) B	

English Data Sheet: DLPS153

	表 5-1. Pin Functions (続き)							
PIN		NET LENGTH	SIGNAL	TYPE ⁽¹⁾	DESCRIPTION			
NAME	NO.	(mils)						
MICROMIRROR BIAS RESE								
MBRST(0)	C3	507.20						
MBRST(1)	D2	576.83						
MBRST(2)	D3	545.78						
MBRST(3)	E2	636.33						
MBRST(4)	G3	618.42						
MBRST(5)	E1	738.25						
MBRST(6)	G2	718.82			Non-logic compatible Micromirror Bias Reset			
MBRST(7)	G1	777.04		1	signals. Connected directly to the array of pixel micromirrors. Used to hold or release			
MBRST(8)	N3	543.29		•	the micromirrors. The bond pads connect to			
MBRST(9)	M2	612.93			an internal pulldown resistor.			
MBRST(10)	M3	580.97						
MBRST(11)	L2	672.43						
MBRST(12)	J3	653.61						
MBRST(13)	L1	764.00						
MBRST(14)	J2	764.37						
MBRST(15)	J1	813.14						
SCP CONTROL	1		1					
SCPCLK	A8			I	Serial Communications Port Clock. The bond pad connects to an internal pulldown circuit.			
SCPDI	A5			I	Serial Communications Port Data. The bond pad connects to an internal pulldown circuit.			
SCPENZ	В7			1	Active low serial communications port enable. The bond pad connects to an internal pulldown circuit.			
SCPDO	A9			0	Serial communications port output			
OTHER SIGNALS			1					
EVCC	A3			Р	Do not connect on the DLP system board.			
MODE_A	A4	415.1		I	Data Bandwidth Mode Select. The bond pad connects to an internal pulldown circuit. Refer to the table for DLP system board connection information.			
PWRDNZ	В9	110.38		I	Active Low Device Reset. The bond pad connects to an internal pulldown circuit.			
POWER								
V _{CC} ⁽²⁾	B11, B12, B13, B16, R12, R13, R16, R17			Р	Power supply for low voltage CMOS logic. Power supply for normal high voltage at micromirror address electrodes.			
V _{CCI} ⁽²⁾	A12, A14, A16, T12, T14, T16			Р	Power supply for low voltage CMOS LVDS interface			
V _{OFFSET} (2)	C1, D1, M1, N1			Р	Power supply for high voltage CMOS logic. Power supply for stepped high voltage at micromirror address electrodes			



表 5-1. Pin Functions (続き)							
PIN NAME	NO.	NET LENGTH (mils)	SIGNAL	TYPE ⁽¹⁾	DESCRIPTION		
NAME	A6, A11,	. ,					
V _{SS} (Ground) ⁽³⁾	A13, A15, A17, B4, B5, B8, B14, B15, B17, C2, C18, C19, F1, F2, F19, H1, H2, H3,			Р	Common return for all power		
	H18, J18, K1, K2, L19, N2, P18, P19, R4, R9, R14, R15, T7, T13, T15, T17						
RESERVED SIGNALS							
RESERVED_FC	R7	40.64		1	Connect to GND on the DLP system board. The bond pad connects to an internal pulldown circuit.		
RESERVED_FD	R8	94.37		I	Connect to GND on the DLP system board. The bond pad connects to an internal pulldown circuit.		
RESERVED_PFE	Т8	50.74		ı	Connect to ground on the DLP system board. The bond pad connects to an internal pulldown circuit.		
RESERVED_STM	В6			1	Connect to GND on the DLP system board. The bond pad connects to an internal pulldown circuit.		
RESERVED_TP0	R10	93.3		Ι	Do not connect on the DLP system board.		
RESERVED_TP1	T11	263.74		I	Do not connect on the DLP system board.		
RESERVED_TP2	R11	281.47		I	Do not connect on the DLP system board.		
RESERVED_BA	T10	148.85		0	Do not connect on the DLP system board.		
RESERVED_BB	A10	105.28		0	Do not connect on the DLP system board.		
RESERVED_RA1	Т9			0	Do not connect on the DLP system board.		
RESERVED_RB1	A7			0	Do not connect on the DLP system board.		
RESERVED_TS	B10	145.42		0	Do not connect on the DLP system board.		
RESERVED_A(0)	T2						
RESERVED_A(1)	Т3			NC	Do not connect on the DLP system board.		
RESERVED_A(2)	R3			NC	Do not connect on the DEF system board.		
RESERVED_A(3)	T4						
RESERVED_M(0)	R2			NC	Do not connect on the DLP system board.		
RESERVED_M(1)	P1			NC	Do not connect on the DLP system board.		
RESERVED_S(0)	T1			NC	Do not connect on the DLP system board.		
RESERVED_S(1)	R1			NC	Do not connect on the DLP system board.		
RESERVED_IRQZ	Т6			NC	Do not connect on the DLP system board.		
RESERVED_OEZ	R5			NC	Do not connect on the DLP system board.		
RESERVED_RSTZ	R6			NC	Do not connect on the DLP system board.		
RESERVED_STR	T5			NC	Do not connect on the DLP system board.		

			(·· - /		
PIN		NET LENGTH SIGNAL		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	(mils)	0.0		22001 11011
RESERVED_STR	T5			NC	Do not connect on the DLP system board.
RESERVED_VB	E3, F3, K3, L3			NC	Do not connect on the DLP system board.
RESERVED_VR	B2, B3, P2, P3			NC	Do not connect on the DLP system board.

- (1) I = Input, O = Output, G = Ground, A = Analog, P = Power, NC = No Connect.
- 2) Power supply pins required for all DMD operating modes are V_{SS}, V_{BIAS}, V_{CC}, V_{CCI}, V_{OFFSET}, and V_{RESET}.
- (3) V_{SS} must be connected for proper DMD operation.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted).(1)

		MIN	MAX	UNIT
SUPPLY VOLTAG	BES			
V _{CC}	Supply voltage for LVCMOS core logic ⁽²⁾	-0.5	4	V
V _{CCI}	Supply voltage for LVDS interface ⁽²⁾	-0.5	4	V
V _{OFFSET}	Micromirror electrode and HVCMOS voltage ^{(2) (3)}	-0.5	9	V
V _{MBRST}	Input voltage for MBRST(15:0) ⁽²⁾	-28	28	V
V _{CCI} - V _{CC}	Supply voltage delta (absolute value) ⁽⁴⁾		0.3	V
INPUT VOLTAGE	S			
	Input voltage for all other input pins ⁽²⁾	-0.5	V _{CC} + 0.3	V
V _{ID}	Input differential voltage (absolute value) ⁽⁵⁾		700	mV
CLOCKS				
f_{CLOCK}	Clock frequency for LVDS interface, DCLK_A		400	MHz
fCLOCK	Clock frequency for LVDS interface, DCLK_B		400	MHz
ENVIRONMENTA	L	•		
т	Temperature, operating ⁽⁶⁾	0	90	°C
T _{ARRAY}	Temperature, non-operating ⁽⁶⁾	-40	90	°C
T _{DP}	Dew point temperature, operating and non-operating (noncondensing)		81	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages are referenced to common ground V_{SS}. V_{BIAS}, V_{CC}, V_{CCI}, V_{OFFSET}, and V_{RESET} power supplies are all required for all DMD operating modes.
- (3) V_{OFFSET} supply transients must fall within specified voltages.
- (4) Exceeding the recommended allowable voltage difference between V_{CC} and V_{CCI} may result in excessive current draw.
- (5) The maximum LVDS input voltage rating applies when each input of a differential pair is at the same voltage potential.
- (6) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1), shown in the figure in セクション 7.5.
- (7) V_{OFFSET} supply transients must fall within specified voltages.
- (8) Excludes micromirror bias reset inputs MBRST(15:0).



6.2 Storage Conditions

Applicable for the DMD as a component or non-operating in a system.

		MIN	MAX	UNIT
T _{DMD}	DMD storage temperature	-40	80	°C
T _{DP-AVG}	Average dew point temperature (non-condensing) (1)		28	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) (2)	28	36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range		24	Months

⁽¹⁾ The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.

6.3 ESD Ratings

SYMBOL	PARAMETER	DESCRIPTION	VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
V _(ESD) discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	V	
V _(ESD)	Electrostatic discharge (MBRST PINS)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	±150	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

		MIN	NOM	MAX	UNIT
VOLTAGE SUPPLY					
V _{CC}	Supply voltage for LVCMOS core logic ⁽¹⁾	3.0	3.3	3.6	V
V _{CCI}	Supply voltage for LVDS Interface ⁽¹⁾	3.0	3.3	3.6	V
V _{OFFSET}	Micromirror Electrode and HVCMOS voltage ^{(1) (2)}	8.25	8.5	8.75	V
V _{MBRST}	Micromirror Bias / Reset Voltage ⁽¹⁾	-27		26.5	V
V _{CC} - V _{CCI}	Supply voltage delta (absolute value) ⁽³⁾		0	0.3	V
LVCMOS INTERFACE				'	
V _{IH}	Input High Voltage	1.7	2.5	V _{CC} + 0.3	V
V _{IL}	Input Low Voltage	-0.3		0.7	V
I _{OH}	High Level Output Current			-20	mA
I _{OL}	Low Level Output Current			15	mA
t _{PWRDNZ}	PWRDNZ pulse width ⁽⁴⁾	10			ns
SCP INTERFACE				'	
$f_{\sf SCPCLK}$	SCP clock frequency ⁽⁵⁾	50		500	kHz
t _{SCP_PD}	Propagation delay, clock to Q, from rising-edge of SCPCLK to valid SCPDO ⁽⁶⁾	0	-	900	ns
t _{SCP_DS}	SCPDI clock setup time (before SCPCLK falling-edge) ⁽⁶⁾	800			ns
t _{SCP_DH}	SCPDI hold time (after SCPCLK falling-edge) ⁽⁶⁾	900			ns
t _{SCP_NEG_ENZ}	Time between falling-edge of SCPENZ and the rising-edge of SCPCLK ⁽⁵⁾	1			us
SCP_POS_ENZ	Time between falling-edge of SCPCLK and the rising-edge of SCPENZ	1			us

⁽²⁾ Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.4 Recommended Operating Conditions (続き)

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

		MIN	NOM	MAX	UNIT
tscp_out_en	Time required for SCP output buffer to recover after SCPENZ (from tristate)			192/f _{DCLK}	s
t _{SCP_PW_ENZ}	SCPENZ inactive pulse width (high level)	1			1/f _{scpclk}
t _r	Rise time (20% to 80%)			200	ns
t _f	Fall time (80% to 20%)			200	ns
LVDS INTERFACE					
fclock	Clock frequency for LVDS interface (all channels), DCLK ⁽⁷⁾		320	330	MHz
V _{ID}	Input differential voltage (absolute value) ⁽⁸⁾	100	400	600	mV
V _{CM}	Common mode voltage ⁽⁸⁾		1200		mV
V _{LVDS}	LVDS voltage ⁽⁸⁾	0		2000	mV
t _{LVDS_RSTZ}	Time required for LVDS receivers to recover from PWRDNZ			10	ns
Z _{IN}	Internal differential termination resistance	95		105	Ω
Z _{LINE}	Line differential impedance (PWB/trace)	90	100	110	Ω
ENVIRONMENTAL					
T	Array temperature, long-term operational ⁽⁹⁾ (10) (11)	10		40 to 70 ⁽¹²⁾	°C
T _{ARRAY}	Array temperature, short-term operational ⁽¹⁰⁾ (13)	0		10	°C
T _{DP -AVG}	Average dew point average temperature (non-condensing) ⁽¹⁴⁾			28	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) ⁽¹⁵⁾	28		36	°C
CT _{ELR}	Cumulative time in elevated dew point temperature range			24	Months
Q _{AP-ILL}	Window aperture illumination overfill (16)			17	W/cm ²
SOLID STATE ILLUMINA	ATION				
ILL _{UV}	Illumination power at wavelengths < 410 nm ^{(9) (18)}			10	mW/cm ²
ILL _{VIS}	Illumination power at wavelengths ≥ 410 nm and ≤800 nm (17) (18)			33.5	W/cm ²
ILL _{IR}	Illumination power at wavelengths > 800 nm (18)			10	mW/cm ²
ILL _{BLU}	Illumination power at wavelengths ≥ 410 nm and ≤ 475 nm ⁽¹⁷⁾ ⁽¹⁸⁾			10.6	W/cm ²
ILL _{BLU1}	Illumination power at wavelengths ≥ 410 nm and ≤ 440 nm ⁽¹⁷⁾ ⁽¹⁸⁾			1.7	W/cm ²
LAMP ILLUMINATION					
ILL _{UV}	Illumination power at wavelengths < 395 nm ^{(9) (18)}			2	mW/cm ²
ILL _{VIS}	Illumination power at wavelengths ≥ 395 nm and ≤ 800 nm ⁽¹⁷⁾ ⁽¹⁸⁾			23.5	W/cm ²
ILL _{IR}	Illumination power at wavelengths > 800 nm (18)			10	mW/cm ²

- (1) All voltages are referenced to common ground V_{SS}. V_{BIAS}, V_{CC}, V_{CCI}, V_{OFFSET}, and V_{RESET} power supplies are all required for proper DMD operation. V_{SS} must also be connected.
- (2) V_{OFFSET} supply transients must fall within specified max voltages.
- (3) To prevent excess current, the supply voltage delta $|V_{CCI} V_{CCI}|$ must be less than the specified limit. See セクション 10 and 図 10-1.
- (4) PWRDNZ input pin resets the SCP and disables the LVDS receivers. PWRDNZ input pin overrides SCPENZ input pin and tristates the SCPDO output pin.
- (5) The SCP clock is a gated clock. Duty cycle must be 50% ± 10%. SCP parameter is related to the frequency of DCLK.
- (6) See **3** 6-3.
- (7) See LVDS Timing Requirements in セクション 6.7 and 図 6-7.
- (8) See **図 6-6** LVDS Waveform Requirements.
- (9) Simultaneous exposure of the DMD to the maximum セクション 6.4 for temperature and UV illumination will reduce device lifetime.
- (10) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in 図 7-1 and the package thermal resistance using セクション 7.5.
- (11) Long-term is defined as the usable life of the device.
- (12) Per 🗵 6-1, the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. See セクション 7.8 for a definition of micromirror landed duty cycle.



- (13) Array temperatures beyond those specified as long-term are recommended for short-term conditions only (power-up). Short-term is defined as cumulative time over the usable life of the device and is less than 500 hours.
- (14) The average over time (including storage and operating) that the device is not in the "elevated dew point temperature range."
- (15) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR}.
- (16) Light illuminating the critical area on the window aperture shown in 🗵 6-2 should be limited to a maximum of Q_{AP-ILL}.
- (17) The maximum allowable optical power incident on the DMD is limited by the maximum optical power density for each wavelength range specified and the micromirror array temperature (T_{ARRAY}).
- (18) To calculate, see Micromirror Power Density Calculation.




図 6-1. Maximum Recommended Array Temperature—Derating Curve




図 6-2. Illumination Overfill Diagram—Critical Area

6.5 Thermal Information

	DLP651LE	
THERMAL METRIC	FYM Package	UNIT
	149 PINS	
Thermal resistance, active area to test point 1 (TP1) ⁽¹⁾	0.50	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the セクション 6.4.

The total heat load on the DMD is largely driven by the incident light absorbed by the active area, although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array.

Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.



6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	High level output voltage	V _{CC} = 3 V, I _{OH} = – 20 mA	2.4			V
V _{OL}	Low level output voltage	V _{CC} = 3.6 V, I _{OL} = 15 mA			0.4	V
I _{OZ}	High impedance output current	V _{CC} = 3.6 V			10	μA
I _{IL}	Low level input current	V _{CC} = 3.6 V, VI = 0			-60	μA
I _{IH}	High level input current (1)	V _{CC} = 3.6 V, VI = V _{CC}			200	μA
I _{CC}	Supply current VCC (2)	V _{CC} = 3.6 V			479	mA
I _{CCI}	Supply current VCCI (2)	V _{CCI} = 3.6 V			309	mA
I _{OFFSET}	Supply current VOFFSET (3)	V _{OFFSET} = 8.75 V			25	mA
Z _{IN}	Internal differential termination resistance		95		105	Ω
Z _{LINE}	Line differential impedance (PWB/trace)		90	100	110	Ω
Cı	Input capacitance ⁽¹⁾	f = 1 MHz			10	pF
Co	Output capacitance ⁽¹⁾	f = 1 MHz			10	pF
C _{IM}	Input capacitance for MBRST[0:15] pins	f = 1 MHz	200		330	pF

- (1) Applies to LVCMOS pins only. Excludes LVDS pins and test pad pins
- (2) To prevent excess current, the supply voltage delta $|V_{CCI} V_{CC}|$ must be less than the specified limit in セクション 6.4.
- (3) To prevent excess current, the supply voltage delta |V_{BIAS} V_{OFFSET}| must be less than the specified limit in セクション 6.4.

6.7 Timing Requirements

Over Recommended Operating Conditions (unless otherwise noted).

	PARAMETER DESCRIPTION	SIGNAL	MIN	TYP	MAX	UNIT
LVDS (1)		1	<u>'</u>		-	
t _C	Clock cycle duration for DCLK_A	LVDS	3.03			ns
t _C	Clock cycle duration for DCLK_B	LVDS	3.03			ns
t _W	Pulse duration for DCLK_A	LVDS	1.36	1.52		ns
t _W	Pulse duration for DCLK_B	LVDS	1.36	1.52		ns
t _{SU}	Setup time for D_A(15:0) before DCLK_A	LVDS	0.35			ns
t _{SU}	Setup time for D_A(15:0) before DCLK_B	LVDS	0.35			ns
t _{SU}	Setup time for SCTRL_A before DCLK_A	LVDS	0.35			ns
t _{SU}	Setup time for SCTRL_B before DCLK_B	LVDS	0.35			ns
t _H	Hold time for D_A(15:0) after DCLK_A	LVDS	0.35			ns
t _H	Hold time for D_B(15:0) after DCLK_B	LVDS	0.35			ns
t _H	Hold time for SCTRL_A after DCLK_A	LVDS	0.35			ns
t _H	Hold time for SCTRL_B after DCLK_B	LVDS	0.35			ns
t _{SKEW}	Channel B relative to Channel A ⁽²⁾ (3)	LVDS	-1.51		1.51	ns

- (1) See Timing Requirements for timing requirements for LVDS.
- (2) Channel A (Bus A) includes the following LVDS pairs: DCLK_AN and DCLK_AP, SCTRL_AN and SCTRL_AP, D_AN(15:0) and D_AP(15:0)
- (3) Channel B (Bus B) includes the following LVDS pairs: DCLK_BN and DCLK_BP, SCTRL_BN and SCTRL_BP, D_BN(15:0) and D_BP(15:0)





図 6-3. SCP Timing Requirements

See Recommended Operating Conditions for $f_{\text{SCPCLK}}, t_{\text{SCP_DS}}, t_{\text{SCP_DH}}$, and $t_{\text{SCP_PD}}$ specifications.

See Recommended Operating Conditions for $t_{\rm r}$ and $t_{\rm f}$ specifications and conditions.



Not to scale.

Refer to the *Timing Requirements*.

Refer to the *Pin Functions* for list of LVDS pins and SCP pins.

図 6-4. Rise Time and Fall Time

13






図 6-5. Test Load Circuit for Output Propagation Measurement

For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. See Test Load Circuit for Output Propagation Measurement.

Not to Scale




図 6-6. LVDS Waveform Requirements

See Recommended Operating Conditions for V_{CM} , V_{ID} , and V_{LVDS} specifications and conditions.




図 6-7. Timing Requirements

See *Timing Requirements* for timing requirements and LVDS pairs per channel (bus) defining $D_P(0:x)$ and $D_N(0:x)$.

15

English Data Sheet: DLPS153



6.8 System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT
When loads are applied on both electrical and thermal interfa	ace areas			
Maximum load to be applied to the electrical interface area ⁽¹⁾			111	N
Maximum load to be applied to the thermal interface area ⁽¹⁾			111	N
When load is applied on the electrical interface area only				
Maximum load to be applied to the electrical interface area ⁽¹⁾			222	N
Maximum load to be applied to the thermal interface area ⁽¹⁾			0	N

(1) The load must be uniformly applied in the corresponding areas shown in the figure below.




図 6-8. System Mounting Interface Loads

6.9 Micromirror Array Physical Characteristics

表 6-1. Micromirror Array Physical Characteristics

PARAMETER DESCRIPTION			UNIT	
Number of active columns (1)	M	1280	micromirrors	
Number of active rows (1)	N	800	HIICIOHIITOIS	
Micromirror (pixel) pitch (1)	Р	10.8	μm	
Micromirror active array width (1)	Micromirror pitch × number of active columns	13.824	mm	
Micromirror active array height (1)) Micromirror pitch × number of active rows		mm	
Micromirror active border size ⁽²⁾	rder size ⁽²⁾ Pond of Micromirror (POM)		micromirrors / side	

- (1) See 🗵 6-9.
- (2) The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the *Pond Of Mirrors* (POM). These micromirrors are structurally or electrically prevented from tilting toward the bright or "on" state but still require an electrical bias to tilt toward "off."




図 6-9. Micromirror Array Physical Characteristics

Product Folder Links: DLP651LE

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17

DLP651LE

JAJSRP4 – OCTOBER 2023



Refer to セクション 6.9 table for M, N, and P specifications.

English Data Sheet: DLPS153





6.10 Micromirror Array Optical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Micromirror tilt angle (2) (3) (4) (5)		landed state (1)	11	12	13	Degrees
Micromirror crossover time (6)		typical performance		3		μs
Micromirror switch	ning time (7)	typical performance	10			μs
DMD Efficiency (420 nm – 680 nm) ⁽⁸⁾				68		%
	Bright pixel(s) in active area (9)	Gray 10 screen (12)			0	
	Bright pixel(s) in the POM (9) (11)	Gray 10 screen (12)			1	
Image performance	Dark pixel(s) in the active area (10)	White screen (13)			4	Micromirrors
	Adjacent pixel(s) (14)	Any screen			0	
	Unstable pixel(s) in active area (15)	Any screen			0	

- (1) Measured relative to the plane formed by the overall micromirror array.
- Additional variation exists between the micromirror array and the package datums. (2)
- (3) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations or system contrast variations.
- Refer to 3 6-10. (5)
- (6) The time required for a micromirror to nominally transition from one landed state to the opposite landed state.
- The minimum time between successive transitions of a micromirror. (7)
- Efficiency numbers assume 24-degree illumination angle, F/2.4 illumination and collection cones, uniform source spectrum, and uniform pupil illumination. Efficiency numbers assume 100% electronic micromirror duty cycle and do not include optical overfill loss. The efficiency is measured photopically. Note that this number is specified under conditions described above and deviations from the specified conditions could result in decreased efficiency.
- Bright pixel definition: a single pixel or mirror that is stuck in the ON position and is visibly brighter than the surrounding pixels
- (10) Dark pixel definition: a single pixel or mirror that is stuck in the OFF position and is visibly darker than the surrounding pixels
- (11) POM definition: rectangular border of off-state mirrors surrounding the active area
- (12) Gray 10 screen definition: a full screen with RGB values set to R = 10/255, G = 10/255, B = 10/255
- (13) White screen definition: a full screen with RGB values set to R=255/255, G = 255/255, B = 255/255
- (14) Adjacent pixel definition: Two or more stuck pixels sharing a common border or common point, also referred to as a cluster.
- (15) Unstable pixel definition: A single pixel or mirror that does not operate in sequence with parameters loaded into memory. The unstable pixel appears to be flickering asynchronously with the image.






図 6-10. Micromirror Landed Orientation and Tilt

Refer to セクション 6.9 table for M, N, and P specifications.

6.11 Window Characteristics

表 6-2. DMD Window Characteristics

PARAMETER	NOM
Window material	Corning Eagle XG
Window Refractive Index at 546.1 nm	1.5119

6.12 Chipset Component Usage Specification

Reliable function and operation of the DLP651LE DMD requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.



7 Detailed Description

7.1 Overview

The DMD is a 0.65-inch diagonal spatial light modulator which consists of an array of highly reflective aluminum micromirrors. The DMD is an electrical input, optical output micro-electrical-mechanical system (MEMS). The electrical interface is Low Voltage Differential Signaling (LVDS). The DMD consists of a two-dimensional array of 1-bit CMOS memory cells. The array is organized in a grid of M memory cell columns by N memory cell rows. Refer to the セクション 7.2. The positive or negative deflection angle of the micromirrors can be individually controlled by changing the address voltage of underlying CMOS addressing circuitry and micromirror reset signals (MBRST).


The DLP651LE DMD is part of the chipset comprising of the DLP651LE DMD, the DLPC4430 display controller, the DLPA100 power and motor driver and the DLPA200 micromirror driver. To ensure reliable operation, the DLP651LE DMD must always be used with the DLPC4430 display controller, the DLPA100 power and motor driver and the DLPA200 micromirror driver.

21

Product Folder Links: DLP651LE



7.2 Functional Block Diagram



For pin details on Channels A, B refer to Pin Configuration and Functions and LVDS Interface section of Timing Requirements.

7.3 Feature Description

7.3.1 Power Interface

The DMD requires 3 DC voltages: DMD_P3P3V, V_{OFFSET} , and MBRST. DMD_P3P3V is created by the DLPA100 power and motor driver and the DLPA200 DMD micromirror driver. Both the DLPA100 and DLPA200 create the main DMD voltages, as well as powering various peripherals (TMP411, I^2C , and TI level translators). DMD_P3P3V provides the V_{CC} voltage required by the DMD. V_{OFFSET} (8.5V) and MBRST are made by the DLPA200 and are supplied to the DMD to control the micromirrors.

7.3.2 Timing

This data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be considered.

6-5 shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

7.4 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. System optical performance and image quality strongly relate to optical system design parameter trade offs. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

7.4.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device micromirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The micromirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the micromirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle (and vice versa), contrast degradation, and objectionable artifacts in the display's border and/or active area could occur.

7.4.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

7.4.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. Design the illumination optical system to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

Product Folder Links: DLP651LE

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

23



7.5 Micromirror Array Temperature Calculation




図 7-1. DMD Thermal Test Points

Micromirror array temperature cannot be measured directly, therefore it must be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The relationship between array temperature and the reference ceramic temperature (thermal test TP1 in \boxtimes 7-1) is provided by the following equations:

$$T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$$
(1)

$$Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$$
(2)

where

- T_{ARRAY} = Computed array temperature (°C)
- T_{CERAMIC} = Measured ceramic temperature (°C) (TP1 location)
- R_{ARRAY-TO-CERAMIC} = Thermal resistance of package specified in セクション 6.5 from array to ceramic TP1 (°C/Watt)
- Q_{ARRAY} = Total DMD power on the array (W) (electrical + absorbed)
- Q_{FLFCTRICAL} = Nominal Electrical Power (W)
- Q_{INCIDENT} = Incident illumination optical power (W)
- Q_{ILLUMINATION} = (DMD average thermal absorptivity × Q_{INCIDENT}) (W)
- DMD average thermal absorptivity = 0.42

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 1.5 W. The absorbed power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for a single chip or multichip DMD system. It assumes an illumination distribution of 83.7% on the active array, and 16.3% on the array border.

The sample calculation for a typical projection application is as follows:

$$Q_{\text{INCIDENT}} = 45 \text{ W (measured)}$$

$$T_{\text{CERAMIC}} = 55.0 ^{\circ}\text{C}$$

$$Q_{\text{ELECTRICAL}} = 1.5 \text{ W}$$

$$Q_{\text{ARRAY}} = 1.5 \text{ W} + (0.42 \times 45 \text{ W}) = 20.4 \text{ W}$$

$$T_{\text{ARRAY}} = 55.0 ^{\circ}\text{C} + (20.4 \text{ W} \times 0.50 ^{\circ}\text{C/W}) = 65.2 ^{\circ}\text{C}$$

7.6 Micromirror Power Density Calculation

The calculation of the optical power density of the illumination on the DMD in the different wavelength bands uses the total measured optical power on the DMD, percent illumination overfill, area of the active array, and ratio of the spectrum in the wavelength band of interest to the total spectral optical power.

- ILL_{UV} = [OP_{UV-RATIO} × Q_{INCIDENT}] × 1000 ÷ A_{ILL} (mW/cm²)
- ILL_{VIS} = [OP_{VIS-RATIO} × Q_{INCIDENT}] ÷ A_{ILL} (W/cm²)
- ILL_{IR} = [OP_{IR-RATIO} × Q_{INCIDENT}] × 1000 ÷ A_{ILL} (mW/cm²)
- ILL_{BLU} = [OP_{BLU-RATIO} × Q_{INCIDENT}] ÷ A_{ILL} (W/cm²)
- ILL_{BLU1} = [OP_{BLU1-RATIO} × Q_{INCIDENT}] ÷ A_{ILL} (W/cm²)
- $A_{ILL} = A_{ARRAY} \div (1 OV_{ILL}) (cm^2)$

where:

- ILL_{UV} = UV illumination power density on the DMD (mW/cm²)
- ILL_{VIS} = VIS illumination power density on the DMD (W/cm²)



- ILL_{IR} = IR illumination power density on the DMD (mW/cm²)
- ILL_{BLU} = BLU illumination power density on the DMD (W/cm²)
- ILL_{BLU1} = BLU1 illumination power density on the DMD (W/cm²)
- A_{ILL} = illumination area on the DMD (cm²)
- Q_{INCIDENT} = total incident optical power on DMD (W) (measured)
- A_{ARRAY} = area of the array (cm²) (data sheet)
- OV_{ILL} = percent of total illumination on the DMD outside the array (%) (optical model)
- OP_{UV-RATIO} = ratio of the optical power for wavelengths <410 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{VIS-RATIO} = ratio of the optical power for wavelengths ≥410 and ≤800 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{IR-RATIO} = ratio of the optical power for wavelengths >800 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{BLU-RATIO} = ratio of the optical power for wavelengths ≥410 and ≤475 nm to the total optical power in the illumination spectrum (spectral measurement)
- OP_{BLU1-RATIO} = ratio of the optical power for wavelengths ≥410 and ≤440 nm to the total optical power in the illumination spectrum (spectral measurement)

The illumination area varies and depends on the illumination overfill. The total illumination area on the DMD is the array area and overfill area around the array. The optical model is used to determine the percent of the total illumination on the DMD that is outside the array (OV_{ILL}) and the percent of the total illumination that is on the active array. From these values the illumination area (A_{ILL}) is calculated. The illumination is assumed to be uniform across the entire array.

From the measured illumination spectrum, the ratio of the optical power in the wavelength bands of interest to the total optical power is calculated.

Sample calculation:

Q _{INCIDENT} = 45 W (measured)	(4)
$A_{ARRAY} = (13.824 \text{ mm} \times 8.640 \text{ mm}) \div 100 = 1.1944 \text{ cm}^2 \text{ (data sheet)}$	(5)
OV _{ILL} = 16.3% (optical model)	(6)
OP _{UV-RATIO} = 0.00017 (spectral measurement)	(7)
OP _{VIS-RATIO} = 0.99977 (spectral measurement)	(8)
OP _{IR-RATIO} = 0.00006 (spectral measurement)	(9)
OP _{BLU-RATIO} = 0.28100 (spectral measurement)	(10)
OP _{BLU1-RATIO} = 0.03200 (spectral measurement)	(11)
$A_{ILL} = 1.1944 \text{ cm}^2 \div (1 - 0.163) = 1.4270 \text{ cm}^2$	(12)
$ILL_{UV} = [0.00017 \times 45 \text{ W}] \times 1000 \div 1.4270 \text{ cm}^2 = 5.361 \text{ mW/cm}^2$	(13)
$ILL_{VIS} = [0.99977 \times 45 \text{ W}] \div 1.4270 \text{ cm}^2 = 31.53 \text{ W/cm}^2$	(14)

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

Instruments www.ti.com/ja-jp

$ILL_{IR} = [0.00006 \times 45 \text{ W}] \times 1000 \div 1.4270 \text{ cm}^2 = 1.892 \text{ mW/cm}^2$ (1	15)	
--	----	---	--

$$ILL_{BLU} = [0.28100 \times 45 \text{ W}] \div 1.4270 \text{ cm}^2 = 8.86 \text{ W/cm}^2$$
 (16)

$$ILL_{BLU1} = [0.03200 \times 45 \text{ W}] \div 1.4270 \text{ cm}^2 = 1.01 \text{ W/cm}^2$$
 (17)

7.7 Window Aperture Illumination Overfill Calculation

The amount of optical overfill on the critical area of the window aperture cannot be measured directly. For systems with uniform illumination on the array the amount is determined using the total measured incident optical power on the DMD, and the ratio of the total optical power on the DMD that is on the defined critical area. The optical model is used to determine the percent of optical power on the window aperture critical area and estimate the size of the area.

• $Q_{AP-ILL} = [Q_{INCIDENT} \times OP_{AP_ILL} RATIO] \div A_{AP_ILL} (W/cm^2)$

where:

- Q_{AP-ILL} = window aperture illumination overfill (W/cm²)
- Q_{INCIDENT} = total incident optical power on the DMD (Watts) (measured)
- OP_{AP ILL RATIO} = ratio of the optical power on the critical area of the window aperture to the total optical power on the DMD (optical model)
- A_{AP-ILL} = size of the window aperture critical area (cm²) (datasheet)
- OP_{CA_RATIO} = percent of the window aperture critical area with incident optical power (%) (optical model)

Product Folder Links: DLP651LE

Sample calculation:






図 7-2. Window Aperture Overfill Example

See the figure for the length of the critical aperture.

$$Q_{INCIDENT} = 45 \text{ W (measured)}$$
 (18)

$$OP_{AP\ ILL\ RATIO} = 0.312\%$$
 (optical model) (19)

$$OV_{CA\ RATIO} = 25\%$$
 (optical model) (20)

$$A_{AP-ILL} = 0.99977 \text{ cm} \times 0.050 \text{ cm} = 0.049989 \text{ (cm}^2)$$
 (23)

$$Q_{AP-ILL} = (45 \times 0.00312) \div (0.049989 \times 0.25) = 11.2 \text{ (W/cm}^2)$$
(24)

7.8 Micromirror Landed-On/Landed-Off Duty Cycle

7.8.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the On state versus the amount of time the same micromirror is landed in the Off state.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the On state 100% of the time (and in the Off state 0% of the time); whereas 0/100 would indicate that the pixel is in the Off state 100% of the time. Likewise, 50/50 indicates that the pixel is On 50% of the time and Off 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (On or Off), the two numbers (percentages) always add to 100.

7.8.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

7.8.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD Temperature and Landed Duty Cycle interact to affect the DMD's usable life, and this interaction can be exploited to reduce the impact that an asymmetrical Landed Duty Cycle has on the DMD's usable life. This is quantified in the de-rating curve shown in 🗵 6-1. The importance of this curve is that:

- · All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the Maximum Operating DMD Temperature at a given long-term average Landed Duty Cycle.

7.8.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the Landed Duty Cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience a 100/0 Landed Duty Cycle during that time period. Likewise, when displaying pure-black, the pixel will experience a 0/100 Landed Duty Cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the Landed Duty Cycle tracks one-to-one with the gray scale value, as shown in $\frac{1}{8}$ 7-1.

表 7-1. Grayscale Value and Landed Duty Cycle

GRAYSCALE VALUE	LANDED DUTY CYCLE
0%	0/100
10%	10/90
20%	20/80
30%	30/70
40%	40/60
50%	50/50
60%	60/40
70%	70/30
80%	80/20

Product Folder Links: DLP651LE

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

29



表 7-1. Grayscale Value and Landed Duty Cycle (続

き)

GRAYSCALE VALUE	LANDED DUTY CYCLE
90%	90/10
100%	100/0

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:

Landed Duty Cycle = (Red_Cycle_% × Red_Scale_Value) + (Green_Cycle_% × Green_Scale_Value) + (Blue Cycle % × Blue Scale Value)

Where

• Red_Cycle_%, Green_Cycle_%, and Blue_Cycle_%, represent the percentage of the frame time that Red, Green, and Blue are displayed (respectively) to achieve the desired white point. (1)

For example, assume that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the Landed Duty Cycle for various combinations of red, green, and blue color intensities would be as shown in $\frac{1}{5}$ 7-2 and $\frac{1}{5}$ 7-3.

表 7-2. Example Landed Duty Cycle for Full-Color, Color Percentage

RED CYCLE	GREEN CYCLE	BLUE CYCLE
50%	20%	30%

表 7-3. Example Landed Duty Cycle for Full-Color

RED SCALE	GREEN SCALE	BLUE SCALE	LANDED DUTY CYCLE			
0%	0%	0%	0/100			
100%	0%	0%	50/50			
0%	100%	0%	20/80			
0%	0%	100%	30/70			
12%	0%	0%	6/94			
0%	35%	0%	7/93			
0%	0%	60%	18/82			
100%	100%	0%	70/30			
0%	100%	100%	50/50			
100%	0%	100%	80/20			
12%	35%	0%	13/87			
0%	35%	60%	25/75			
12%	0%	60%	24/76			
100%	100%	100%	100/0			

Product Folder Links: DLP651LE

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

8 Application and Implementation

注


以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

Texas Instruments DLP technology is a micro-electro-mechanical systems (MEMS) technology that modulates light using a digital micromirror device (DMD). The DMD is a spatial light modulator, which reflects incoming light from an illumination source to one of two directions, either towards the projection optics, or the collection optics. The large micromirror array size and ceramic package provides great thermal performance for bright display applications. Typical applications using the DLP651LE include education projectors, and business projectors.

8.2 Typical Application

The DLP651LE digital micromirror device (DMD), combined with a DLPC4430 digital controller, DLPA100 power management device, and DLPA200 micromirror driver provides WXGA resolution for bright, colorful display applications. A typical display system that uses the DLP651LE and additional system components is shown in ⊠ 8-1.



31

Product Folder Links: DLP651LE




図 8-1. Typical DLPC4430 Application (LED, Top; LPCW, Bottom)

8.2.1 Design Requirements

The DLP 0.65 WXGA chipset can be used to create an efficient projection system. This chipset includes the DLP651LE, DLPC4430, DLPA100, and the DLPA200. The DLP651LE is used as the core imaging device in the display system and contains a 0.65-inch array of micromirrors. The DLPC4430 controller is the digital interface between the DMD and the rest of the system. The controller drives the DMD by taking the converted source data from the front end receiver and transmitting it to the DMD over a high speed interface. The DLPA100 power management device provides voltage regulators for the controller and colorwheel motor control. The DLPA200 provides the power and sequencing to drive the DLP651LE. To ensure reliable operation, the DLP651LE DMD must always be used with the DLPC4430 display controller, a DLPA100 PMIC driver, and a DLPA200 DMD micromirror driver.

Other core components of the display system include an illumination source, an optical engine for the illumination and projection optics, other electrical and mechanical components, and software. The illumination source options include lamp, LED, laser, or laser phosphor. The type of illumination used and desired brightness will have a major effect on the overall system design and size.

8.2.2 Detailed Design Procedure

For help connecting the DLPC4430 display controller and the DLP651LE DMD, see the reference design schematic. For a complete DLP system, an optical module or light engine is required that contains the DLP651LE DMD, associated illumination sources, optical elements, and necessary mechanical components. The optical module is typically supplied by an optical OMM (optical module manufacturer) who specializes in designing optics for DLP projectors.

8.2.3 Application Curves




図 8-2. Luminance vs. Current

33



9 Layout

9.1 Layout Guidelines

The DLP651LE DMD is part of a chipset controlled by the DLPC4430 display controller in conjunction with the DLPA100 power and motor driver. These guidelines help to design a PCB board with the DLP651LE DMD. The DLP651LE DMD board is a high-speed multilayer PCB, with primarily high-speed digital logic with dual edge clock rates up to 400 MHz for DMD LVDS signals. The remaining traces comprise low-speed digital LVTTL signals. Use mini power planes for VOFFSET and MBRST[0:15]. Solid planes are required for DMD_P3P3V (3.3 V) and ground. The target impedance for the PCB is 50 Ω ±10% with the LVDS traces being 100 Ω ±10% differential. Use an 8-layer stack-up as described in Ξ 9-1.

9.2 Layout Example

9.2.1 Layers

表 9-1 shows the layer stack-up and copper weight for each layer. Small subplanes are allowed on signal routing layers to connect components to major subplanes on top/bottom layers if necessary.

& 3-1. Layer Stack-Op											
LAYER NO.	LAYER NAME	COPPER WT.	COMMENTS								
1	Side A—DMD only	1.5 oz	DMD, escapes, low frequency signals, power subplanes								
2	Ground	Solid ground plane (net GND)									
3	Signal	0.5 oz	50-Ω and 100-Ω differential signals								
4	Ground	1 oz	Solid ground plane (net GND)								
5	DMD_P3P3V	1 oz	+3.3-V power plane (net DMD_P3P3V)								
6	Signal	0.5 oz	50-Ω and 100-Ω differential signals								
7	Ground	1 oz	Solid ground plane (net GND)								
8	Side B—all other components	1.5 oz	Discrete components, low frequency signals, power subplanes								

表 9-1. Layer Stack-Up

9.2.2 Impedance Requirements

TI recommends the board have matched impedance of 50 Ω ±10% for all signals. The following table lists the exceptions.

20 21 Operation Resident Control										
SIGNAL TYPE	SIGNAL NAME	IMPEDANCE (Ω)								
A shannal IV/DC	D_AP(0:15), D_AN(0:15)									
A channel LVDS differential pairs	DCLK_AP, DCLK_AN	100 ±10% differential across each pair								
unicicitiai pairs	SCTRL_AP, SCTRL_AN									
D	D_BP(0:15), D_BN(0:15)									
B channel LVDS differential pairs	DCLK_BP, DCLK_BN	100 ±10% differential across each pair								
amerential pane	SCTRL_BP, SCTRL_BN									

表 9-2. Special Impedance Requirements

9.2.3 Trace Width, Spacing

Unless otherwise specified, TI recommends all signals follow the 0.005-inch/0.005-inch design rule. Minimum trace clearance from the ground ring around the PWB has a 0.1-inch minimum. Actual trace widths and clearances will be determined based on an analysis of impedance and stack-up requirements.

せ) を送信 Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *DLP651LE*



10 Power Supply Recommendations

The following power supplies are all required to operate the DMD: V_{SS} , V_{BIAS} , V_{CC} , V_{CCI} , V_{OFFSET} , and V_{RESET} . DMD power-up and power-down sequencing is strictly controlled by the DLP display controller.

注

CAUTION: For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to any of the prescribed power-up and power-down requirements may affect device reliability. See 🗵 10-1—DMD Power Supply Sequencing Requirements.

 V_{BIAS} , V_{CCI} , V_{OFFSET} , and V_{RESET} power supplies must be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the DMD's reliability and lifetime. Common ground V_{SS} must also be connected.

10.1 DMD Power Supply Power-Up Procedure

- During power-up, V_{CC} and V_{CCI} must always start and settle before V_{OFFSET} plus the first time delay period
 (t_{D1}). V_{BIAS} and V_{RESET} voltages are applied to the DMD.
- During power-up, it is a strict requirement that the voltage delta between V_{BIAS} and V_{OFFSET} must be within the specified limit shown in セクション 6.4.
- During power-up, there is no requirement for the relative timing of V_{RESET} with respect to V_{RIAS}.
- Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements specified in セクション 6.1, in セクション 6.4, and in 図 10-1.
- During power-up, LVCMOS input pins must not be driven high until after V_{CC} and V_{CCI} have settled at operating voltages listed in セクション 6.4.


10.2 DMD Power Supply Power-Down Procedure

- During power-down, V_{CC} and V_{CCI} must be supplied until after V_{CC2} is discharged to within the specified limit of ground. Refer to セクション 6.4.
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements specified in セクション 6.1 and セクション 6.4.
- During power-down, LVCMOS input pins must be less than specified in セクション 6.4.

35

Product Folder Links: DLP651LE





- A. See Pin Configuration and Functions for pin functions.
- B. V_{CC} must be up and stable prior to V_{CC2} powering up.
- C. PWRDNZ has two turn on options. Option 1: PWRDNZ does not go high until V_{CC} and V_{CC2} are up and stable, or Option 2: PWRDNZ must be pulsed low for a minimum of T_{PWRDNZ}, or 10 ns after V_{CC} and V_{CC2} are up and stable.
- D. There is a minimum of T_{LVDS_ARSTZ}, or 2 µs, wait time from PWRDNZ going high for the LVDS receiver to recover.
- E. After the DMD micromirror park sequence is complete, the DLP controller software initiates a hardware power-down that activates the PWRDNZ and disables V_{CC2}.
- F. Under power-loss conditions, where emergency DMD micromirror park procedures are being enacted by the DLP controller hardware, PWRDNZ goes low.
- G. V_{CC} must remain high until after V_{CC2} goes low.
- H. To prevent excess current, the supply voltage delta $|V_{CCI} V_{CC}|$ must be less than specified limit in セクション 6.4.

図 10-1. Power Supply Timing⁽¹⁾

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated

11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature




図 11-1. Device Number Description

11.1.2 Device Markings

The device marking will include both human-readable information and a two-dimensional matrix code. The human-readable information is described in \boxtimes 11-2. The two-dimensional matrix code is an alpha-numeric string that contains the DMD part number, Part 1 and Part 2 of the serial number.




図 11-2. DMD Marking Locations

11.2 Documentation Support

11.2.1 Related Documentation

The following documents contain additional information related to the chipset components used with the DLP651LE:

- DLPC4430 Display Controller Data Sheet
- DLPA100 Power and Motor Driver Data Sheet
- DLPA200 Micromirror Driver Data Sheet

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

11.5 Trademarks

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

11.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

11.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DLP651LE

39

English Data Sheet: DLPS153

www.ti.com 18-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
DLP651LEA0FYM	Active	Production	CPGA (FYM) 149	33 JEDEC TRAY (5+1)	Yes	NI-AU	N/A for Pkg Type	0 to 90	
DLP651LEA0FYM.A	Active	Production	CPGA (FYM) 149	33 JEDEC TRAY (5+1)	Yes	NI-AU	N/A for Pkg Type	0 to 90	
DLP651LEA0FYM.B	Active	Production	CPGA (FYM) 149	33 JEDEC TRAY (5+1)	-	Call TI	Call TI	0 to 90	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com 18-Jul-2025

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DLP651LEA0FYM	FYM	CPGA	149	33	3 x 11	150	315	135.9	12190	27.5	20	27.45
DLP651LEA0FYM.A	FYM	CPGA	149	33	3 x 11	150	315	135.9	12190	27.5	20	27.45

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated