









DLP650TE

JAJSLH9A - MARCH 2021 - REVISED MAY 2022

## **DLP650TE 0.65 4-K UHD DMD**

## 1 特長

- 対角 0.65 インチのマイクロミラー・アレイ
  - ディスプレイ解像度:4-K UHD (3840 × 2160)
  - マイクロミラー・ピッチ:7.6μm
  - マイクロミラー傾斜角:±12°(水平面に対して)
  - コーナー照明
- 高速シリアル・インターフェイス (High speed serial interface、HSSI) 入力データ・バス
- 4K UHD で 60Hz、フル HD で 240Hz をサポート
- DLPC7540 ディスプレイ・コントローラ、DLPA100 パワー・マネージメント、モータ・ドライバ IC によってサポートされたレーザー蛍光 / LED / RGB レーザー / ランプ動作

# 2 アプリケーション

- レーザー TV
- スマート・プロジェクタ
- 法人向けプロジェクタ s

## 3 概要

DLP650TE デジタル・マイクロミラー・デバイス (DMD) は、デジタル制御型の MEMS (micro-electromechanical system) 空間光変調器 (SLM) で、色鮮やかな 4-K UHD ディスプレイ・システムを実現します。本 DLP® 製品の 0.65 インチ 4-K UHD チップセットは、DMD、DLPC7540 ディスプレイ・コントローラ、DLPA100 パワーおよびモータ・ドライバで構成されています。このコンパクトなチップセットは、小型の 4-K UHD ディスプレイを実現する完全なシステム・ソリューションを提供します。


本 DMD のエコシステムは、設計期間の短縮に役立つ定評あるリソースで構成されており、これにはすぐに購入可能な光モジュール、光モジュール・メーカー、デザインハウスなどが含まれます。

DLP DMD を使用して設計を始める方法の詳細については、「TI の DLP ディスプレイ・テクノロジーを使用した設計の開始」のページをご覧ください。

#### 製品情報(1)

部品番号	パッケージ	本体サイズ (公称)
DLP650TE	FYP(149)	32.2mm × 22.3mm

利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



アプリケーション概略



## **Table of Contents**

1 特長	1	8 Application and Implementation	27
2 アプリケーション		8.1 Application Information	
3 概要		8.2 Typical Application	27
4 Revision History		8.3 Temperature Sensor Diode	30
5 Pin Configuration and Functions		9 Power Supply Recommendations	
6 Specifications		9.1 Power Supply Sequence Requirements	
6.1 Absolute Maximum Ratings	6	9.2 DMD Power Supply Power-Up Procedure	
6.2 Storage Conditions		9.3 DMD Power Supply Power-Down Procedure	
6.3 ESD Ratings		10 Layout	
6.4 Recommended Operating Conditions		10.1 Layout Guidelines	
6.5 Thermal Information		10.2 Impedance Requirements	34
6.6 Electrical Characteristics.		10.3 Layers	
6.7 Switching Characteristics		10.4 Trace Width, Spacing	35
6.8 Timing Requirements		10.5 Power	
6.9 System Mounting Interface Loads		10.6 Trace Length Matching Recommendations	35
6.10 Micromirror Array Physical Characteristics		11 Device and Documentation Support	37
6.11 Micromirror Array Optical Characteristics		11.1 Third-Party Products Disclaimer	37
6.12 Window Characteristics		11.2 Device Support	37
6.13 Chipset Component Usage Specification		11.3 Documentation Support	37
7 Detailed Description		11.4 Receiving Notification of Documentation Updates	<mark>38</mark>
7.1 Overview		11.5 サポート・リソース	38
7.2 Functional Block Diagram		11.6 Trademarks	38
7.3 Feature Description		11.7 Electrostatic Discharge Caution	38
7.4 Device Functional Modes		11.8 Glossary	38
7.5 Optical Interface and System Image Quality		12 Mechanical, Packaging, and Orderable	
Considerations	21	Information	39
7.6 Micromirror Array Temperature Calculation		12.1 Package Option Addendum	40
7.7 Micromirror Landed-On/Landed-Off Duty Cycle		-	
, ,			

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

### Changes from Revision \* (March 2021) to Revision A (May 2022)

Page

- このドキュメントは、最新のテキサス・インスツルメンツおよび業界データシート標準に準拠して更新されています。..... 1

# **5 Pin Configuration and Functions**




図 5-1. FYP Package 149-Pin CPGA Bottom View

表 5-1. Pin Functions

PIN		<b>—</b> (1)		TRACE
NAME	PAD ID	TYPE <sup>(1)</sup>	PIN DESCRIPTION	LENGTH (mm)
D_AP(0)	J1	I	High-speed differential data pair lane A0	18.09088
D_AN(0)	H1	I	High-speed differential data pair lane A0	18.0916
D_AP(1)	G1	I	High-speed differential data pair lane A1	18.11696
D_AN(1)	F1	I	High-speed differential data pair lane A1	18.11641
D_AP(2)	A3	I	High-speed differential data pair lane A2	11.11822
D_AN(2)	A4	I	High-speed differential data pair lane A2	11.11745
D_AP(3)	D2	I	High-speed differential data pair lane A3	12.04461
D_AN(3)	C2	I	High-speed differential data pair lane A3	12.04491
D_AP(4)	F2	I	High-speed differential data pair lane A4	15.1345
D_AN(4)	E2	I	High-speed differential data pair lane A4	15.13457
D_AP(5)	A5	I	High-speed differential data pair lane A5	12.80888
D_AN(5)	A6	I	High-speed differential data pair lane A5	12.80825
D_AP(6)	A7	I	High-speed differential data pair lane A6	6.34763
D_AN(6)	A8	I	High-speed differential data pair lane A6	6.34706
D_AP(7)	A9	I	High-speed differential data pair lane A7	4.45653
D_AN(7)	A10	I	High-speed differential data pair lane A7	4.45875
DCLK_AP	C1	I	High-speed differential clock A	15.08029
DCLK_AN	D1	I	High-speed differential clock A	15.07977
D_BP(0)	A11	I	High-speed differential data pair lane B0	4.06642
D_BN(0)	A12	I	High-speed differential data pair lane B0	4.06697
D_BP(1)	A13	I	High-speed differential data pair lane B1	6.42676



# 表 5-1. Pin Functions (continued)

PIN				TRACE
NAME	PAD ID	TYPE <sup>(1)</sup>	PIN DESCRIPTION	LENGTH (mm)
D_BN(1)	A14	I	High-speed differential data pair lane B1	6.42716
D_BP(2)	A15	1	High-speed differential data pair lane B2	11.90485
D_BN(2)	A16	I	High-speed differential data pair lane B2	11.90509
D_BP(3)	A18	I	High-speed differential data pair lane B3	13.80223
D_BN(3)	A19	I	High-speed differential data pair lane B3	13.80269
D_BP(4)	D19	I	High-speed differential data pair lane B4	12.45294
D_BN(4)	C19	I	High-speed differential data pair lane B4	12.45252
D_BP(5)	H20	I	High-speed differential data pair lane B5	15.7909
D_BN(5)	J20	I	High-speed differential data pair lane B5	15.79026
D_BP(6)	D20	I	High-speed differential data pair lane B6	11.02899
D_BN(6)	E20	I	High-speed differential data pair lane B6	11.02947
D_BP(7)	F20	I	High-speed differential data pair lane B7	14.7517
D_BN(7)	G20	I	High-speed differential data pair lane B7	14.75085
DCLK_BP	B17	I	High-speed differential clock B	9.17864
DCLK_BN	B18	I	High-speed differential clock B	9.17821
LS_WDATA_P	T10	I	LVDS Data	11.27905
LS_WDATA_N	R11	I	LVDS Data	6.76474
LS_CLK_P	R9	I	LVDS CLK	13.5461
LS_CLK_N	R10	I	LVDS CLK	12.56934
LS_RDATA_A_BISTA	T13	0	LVCMOS Output	3.12045
BIST_B	T12	0	LVCMOS Output	5.63628
AMUX_OUT	B20	0	Analog Test Mux	9.3849
DMUX_OUT	R14	0	Digital Test Mux	3.85333
DMD_DEN_ARSTZ	T11	I	ARSTZ	5.86593
TEMP_N	R8	I	Temp Diode N	14.63792
TEMP_P	R7	I	Temp Diode P	15.93219
VDD	B7, B13, C18, E3, H3, J2, K3, L2, L19, M1, M2, N3, N19, P2, P18, R3, R5, R12, R17, R19, T2, T4, T6, T8, T18	Р	Digital core supply voltage	Plane
VDDA	B4, B9, B11, B16, C20, D3, E18, G2, G19	Р	HSSI supply voltage	Plane
VRESET	B3, R1	Р	Supply voltage for negative bias of micromirror reset signal	Plane
VBIAS	E1, P1	Р	Supply voltage for positive bias of micromirror reset signal	Plane
VOFFSET	A20, B2, T1, T20	Р	Supply voltage for HVCMOS logic, stepped up logic level	Plane

表 5-1. Pin Functions (continued)

₹ 0-1.1 m r unctions (continueu)							
NAME	PAD ID	TYPE <sup>(1)</sup>	PIN DESCRIPTION	TRACE LENGTH (mm)			
VSS	A17, B6, B10, B14, D18, F3, F19, J3, K2, K19, L1, L3, M3, N2, N18, N20, P3, P20, R2, R4, R6, R13, R20, T5, T7, T16, T17, T19	G	Ground	Plane			
VSSA	B5, B8, B12, B15, B19, C3, E19, G3, H2, H19, K1, N1, P19, R18, T3, T9	G	Ground	Plane			
N/C	R15,T14,T15, R16,H18,J18, G18,J19,F18, K20,K18,M19, L20,M18,L18, M20		No connect				

<sup>(1)</sup> I=Input, O=Output, P=Power, G=Ground, NC = No connect



## **6 Specifications**

### 6.1 Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device is not implied at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure above or below the Recommended Operating Conditions for extended periods may affect device reliability.

Parameter Name	Description	MIN	MAX	UNIT
Supply Voltage	'			
$V_{DD}$	Supply voltage for LVCMOS core logic and LVCMOS low speed interface (LSIF) (1)	-0.5	2.3	V
$V_{DDA}$	Supply voltage for high speed serial interface (HSSI) receivers (1)	-0.3	2.2	V
V <sub>OFFSET</sub>	Supply voltage for HVCMOS and micromirror electrode (1) (2)	-0.5	11	V
V <sub>BIAS</sub>	Supply voltage for micromirror electrode (1)	-0.5	17	V
V <sub>RESET</sub>	Supply voltage for micromirror electrode (1)	-13	0.5	V
V <sub>DDA</sub> – V <sub>DD</sub>	Supply voltage delta (absolute value) (3)		0.3	V
V <sub>BIAS</sub> – V <sub>OFFSET</sub>	Supply voltage delta (absolute value) (4)		11	V
V <sub>BIAS</sub> – V <sub>RESET</sub>	Supply voltage delta (absolute value) (5)		30	V
Input Voltage				
	Input voltage for other inputs – LSIF and LVCMOS (1)	-0.5	2.45	V
	Input voltage for other inputs – HSSI (1) (6)	-0.2	$V_{DDA}$	V
Low speed interface (LSI	F)	•		
f <sub>CLOCK</sub>	LSIF clock frequency (LS_CLK)		130	MHz
V <sub>ID</sub>	LSIF differential input voltage magnitude (6)		810	mV
I <sub>ID</sub>	LSIF differential input current <sup>(7)</sup>		10	mA
High speed serial interfac	ce (HSSI)	•		
f <sub>CLOCK</sub>	HSSI clock frequency (DCLK)		1.65	GHz
V <sub>ID</sub>	HSSI differential input voltage magnitude Data Lane (6)		700	mV
V <sub>ID</sub>	HSSI differential input voltage magnitude Clock Lane (6)		700	mV
Environmental	'		'	
T <sub>ARRAY</sub>	Temperature, operating <sup>(8)</sup>	0	90	°C
T <sub>ARRAY</sub>	Temperature, non-operating <sup>(8)</sup>	-40	90	°C
T <sub>DP</sub>	Dew point temperature, operating and non-operating (non-condensing)		81	°C
	·			

- (1) All voltage values are with respect to the ground terminals (V<sub>SS</sub>). The following required power supplies must be connected for proper DMD operation: V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, and V<sub>RESET</sub>. All V<sub>SS</sub> connections are also required.
- (2) V<sub>OFFSET</sub> supply transients must fall within specified voltages.
- (3) Exceeding the recommended allowable absolute voltage difference between V<sub>DDA</sub> and V<sub>DD</sub> may result in excessive current draw.
- 4) Exceeding the recommended allowable absolute voltage difference between V<sub>BIAS</sub> and V<sub>OFFSET</sub> may result in excessive current draw.
- (5) Exceeding the recommended allowable absolute voltage difference between V<sub>BIAS</sub> and V<sub>RESET</sub> may result in excessive current draw.
- (6) This maximum input voltage rating applies when each input of a differential pair is at the same voltage potential. LVDS and HSSI differential inputs must not exceed the specified limit or damage may result to the internal termination resistors.
- (7) Differential inputs must not exceed the specified limit or damage may result to the internal termination resistors. Specification applies to both the High speed serial interface (HSSI) and the low speed interface (LSI).
- (8) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point (TP1) shown in Figure 7-1 and the package thermal resistances using the Micromirror Array Temperature Calculation.

### 6.2 Storage Conditions

Applicable for the DMD as a component or non-operating in a system.

SYMBOL	PARAMETER	MIN	MAX	UNIT
T <sub>DMD</sub>	DMD storage temperature	-40	80	°C
T <sub>DP-AVG</sub>	Average dew point temperature (non-condensing) (1)		28	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing) (2)	28	36	°C

## **6.2 Storage Conditions (continued)**

Applicable for the DMD as a component or non-operating in a system.

SYMBOL	PARAMETER	MIN N	IAX	UNIT
CT <sub>ELR</sub>	Cumulative time in the elevated dew point temperature range		24	Months

- (1) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
- (2) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT<sub>ELR</sub>.

## 6.3 ESD Ratings

SYMBOL	PARAMETER	DESCRIPTION	VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge Charged device model (CDM), per JEDEC specification JESD22-C101 (2)		±500	V

- (1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

## **6.4 Recommended Operating Conditions**

Over operating free-air temperature range and supply voltages (unless otherwise noted) (1)

Parameter Name		MIN	NOM	MAX	UNIT
Supply Voltages (2)	(3)			<u> </u>	
$V_{DD}$	Supply voltage for LVCMOS core logic and low speed interface (LSIF)	1.71	1.8	1.95	V
$V_{DDA}$	Supply voltage for high speed serial interface (HSSI) receivers	1.71	1.8	1.95	V
V <sub>OFFSET</sub>	Supply voltage for HVCMOS and micromirror electrode (4)	9.5	10	10.5	V
V <sub>BIAS</sub>	Supply voltage for micromirror electrode	15.5	16	16.5	V
V <sub>RESET</sub>	Supply voltage for micromirror electrode	-12.5	-12	-11.5	V
V <sub>DDA</sub> – V <sub>DD</sub>	Supply voltage delta, absolute value (5)			0.3	V
V <sub>BIAS</sub> - <sub>VOFFSE</sub> T	Supply voltage delta, absolute value (6)			10.5	V
V <sub>BIAS</sub> – V <sub>RESET</sub>	Supply voltage delta, absolute value			29	V
LVCMOS Input				'	
V <sub>IH</sub>	High level input voltage (7)	0.7 x V <sub>DD</sub>			V
V <sub>IL</sub>	Low level input voltage (7)			0.3 x V <sub>DD</sub>	V
Low Speed Interfac	e (LSIF)			'	
f <sub>CLOCK</sub>	LSIF clock frequency (LS_CLK) (8)	108	120	130	MHz
DCD <sub>IN</sub>	LSIF duty cycle distortion (LS_CLK)	44%		56%	
V <sub>ID</sub>	LSIF differential input voltage magnitude (8)	150	350	440	mV
V <sub>LVDS</sub>	LSIF voltage. (8)	575		1520	mV
V <sub>CM</sub>	Common mode voltage. (8)	700	900	1300	mV
Z <sub>LINE</sub>	Line differential impedance (PWB/trace)	90	100	110	Ω
Z <sub>IN</sub>	Internal differential termination resistance	80	100	120	Ω
High Speed Serial I	nterface (HSSI)				
f <sub>CLOCK</sub>	HSSI clock frequency (DCLK) (9)	1.2		1.6	GHz
DCD <sub>IN</sub>	HSSI duty cycle distortion (DCLK)	44%	50%	56%	
V <sub>ID</sub>   Data	HSSI differential input voltage magnitude Data Lane (9)	100		600	mV
V <sub>ID</sub>   CLK	HSSI differential input voltage magnitude Clock Lane (9)	295		600	mV
VCM <sub>DC</sub> Data	Input common mode voltage (DC) Data Lane (9)	200	600	800	mV
VCM <sub>DC</sub> CLK	Input common mode voltage (DC) Clk Lane (9)	200	600	800	mV

## 6.4 Recommended Operating Conditions (continued)

Over operating free-air temperature range and supply voltages (unless otherwise noted) (1)

Parameter Name		MIN	NOM	MAX	UNIT
VCM <sub>ACp-p</sub>	AC peak to peak (ripple) on common mode voltage of Data Lane and Clock Lane <sup>(9)</sup>			100	mV
Z <sub>LINE</sub>	Line differential impedance (PWB/trace)		100		Ω
Z <sub>IN</sub>	Internal differential termination resistance. ( R <sub>Xterm</sub> )	80	100	120	Ω
Environmental					
т	Array temperature, long-term operational. (10) (11) (12) (13)	10		40 to 70	°C
T <sub>ARRAY</sub>	Array temperature, short-term operational, 500 hr max. (11) (14)	0		10	°C
T <sub>DP-AVG</sub>	Average dew point temperature (non-condensing) <sup>(15)</sup>			28	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing) <sup>(16)</sup>	28		36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range			24	Months
Q <sub>AP-ILL</sub>	Window aperture illumination overfill <sup>(17)</sup> (18)			17	W/cm <sup>2</sup>
LAMP ILLUMINATIO	DN .				
ILL <sub>UV</sub>	Illumination wavelength < 395 nm <sup>(10)</sup>		0.68	2	mW/cm <sup>2</sup>
ILL <sub>VIS</sub>	Illumination wavelengths between 395 nm and 800 nm			29.3	W/cm2
ILL <sub>IR</sub>	Illumination wavelength > 800 nm			10	mW/cm <sup>2</sup>
SOLID STATE ILLUI	MINATION				
ILL <sub>UV</sub>	Illumination wavelength < 410 nm <sup>(10)</sup>			3	mW/cm <sup>2</sup>
ILL <sub>VIS</sub>	Illumination wavelengths between 410 nm and 800 nm			34.7	W/cm2
ILL <sub>IR</sub>	Illumination wavelength > 800 nm			10	mW/cm <sup>2</sup>

- (1) Recommended Operating Conditions are applicable after the DMD is installed in the final product.
- (2) All power supply connections are required to operate the DMD: V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, and V<sub>RESET</sub>. All V<sub>SS</sub> connections are required to operate the DMD.
- (3) All voltage values are with respect to the V<sub>SS</sub> ground pins.
- (4) V<sub>OFFSET</sub> supply transients must fall within specified max voltages.
- (5) To prevent excess current, the supply voltage delta  $|V_{DDA} V_{DD}|$  must be less than specified limit.
- (6) To prevent excess current, the supply voltage delta | V<sub>BIAS</sub> V<sub>OFFSET</sub> | must be less than specified limit.
- (7) LVCMOS input pin is DMD\_DEN\_ARSTZ.
- (8) See the low speed interface (LSIF) timing requirements in Timing Requirements.
- (9) See the high speed serial interface (HSSI) timing requirements in Timing Requirements.
- (10) Simultaneous exposure of the DMD to the maximum Recommended Operating Conditions for temperature and UV illumination will reduce device lifetime.
- (11) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point (TP1) shown in Figure 7-1 and the package thermal resistances using the Micromirror Array Temperature Calculation.
- (12) Per Figure 6-1, the maximum operational array temperature should be de-rated based on the micromirror landed duty cycle that the DMD experiences in the end application. Refer to Micromirror Landed Duty Cycle for a definition of micromirror landed duty cycle.
- (13) Long-term is defined as the usable life of the device.
- (14) Short-term is the total cumulative time over the useful life of the device.
- (15) The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.
- (16) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT<sub>FLR</sub>.
- (17) The active area of the DMD is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. The illumination optical system should be designed to minimize light flux incident outside the active array. Depending on the particular system's optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause system performance degradation.
- (18) Applies to the region in red in Figure 6-2.




図 6-1. Maximum Recommended Array Temperature - Derating Curve




図 6-2. Illumination Overfill Diagram - Critical Area

#### 6.5 Thermal Information

		DLP650TE	
symbol	Thermal Metric	FYP Package	Unit
		149 Pins	
R <sub>ARRAY_TO_CERAMIC</sub>	Thermal resistance, active area to test point 1 (TP1) <sup>(1)</sup>	0.6	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the DMD within the temperature range specified in the Recommend Operating Conditions. The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.



#### **6.6 Electrical Characteristics**

Over operating free-air temperature range and supply voltages (unless otherwise noted)

SYMBOL	g free-air temperature range and supply vol	TEST CONDITIONS (1)	MIN	TYP	MAX	UNIT
Current – Typi	cal					
I <sub>DD</sub>	Supply current V <sub>DD</sub> <sup>(3)</sup>			800	1250	mA
I <sub>DDA</sub>	Supply current V <sub>DDA</sub> <sup>(3)</sup>			900	1200	mA
I <sub>DDA</sub>	Supply current V <sub>DDA</sub> <sup>(3)</sup>	single macro mode		500	600	mA
I <sub>OFFSET</sub>	Supply current V <sub>OFFSET</sub> (4) (5)			23	35	mA
I <sub>BIAS</sub>	Supply current V <sub>BIAS</sub> (4) (5)			2.4	3.8	mA
I <sub>RESET</sub>	Supply current V <sub>RESET</sub> (5)		-10.5	-7.7		mA
Power - Typica	al					
P <sub>DD</sub>	Supply power dissipation V <sub>DD</sub> <sup>(3)</sup>			1440	2437.5	mW
P <sub>DDA</sub>	Supply power dissipation V <sub>DDA</sub> <sup>(3)</sup>			1620	2340	mW
P <sub>DDA</sub>	Supply power dissipation V <sub>DDA</sub> <sup>(3)</sup>	single macro mode		900	1170	mW
P <sub>OFFSET</sub>	Supply power dissipation V <sub>OFFSET</sub> (4) (5)			230	367.5	mW
P <sub>BIAS</sub>	Supply power dissipation VBIAS (4) (5)			38.4	62.7	mW
P <sub>RESET</sub>	Supply power dissipation V <sub>RESET</sub> <sup>(5)</sup>			92.4	131.25	mW
P <sub>TOTAL</sub>	Supply power dissipation Total			3420.8	5338.95	mW
LVCMOS Input	l .					
I <sub>IL</sub>	Low level input current (6)	V <sub>DD</sub> = 1.95 V , V <sub>I</sub> = 0 V	-100			nA
I <sub>IH</sub>	High level input current (6)	V <sub>DD</sub> = 1.95 V , V <sub>I</sub> = 1.95 V			135	μA
LVCMOS Outp	ut					
V <sub>OH</sub>	DC output high voltage (7)	I <sub>OH</sub> = -2 mA	0.8 x V <sub>DD</sub>			V
V <sub>OL</sub>	DC output low voltage (7)	I <sub>OL</sub> = 2 mA			0.2 x V <sub>DD</sub>	V
Receiver Eye 0	Characteristics					
A1	Minimum data eye opening <sup>(8)</sup>		100		600	mV
A1	Minimum clock eye opening <sup>(8)</sup>		295		600	mV
A2	Maximum signal swing (8) (9)				600	mV
X1	Maximum eye closure (8)				0.275	UI
X2	Maximum eye closure (8)				0.4	UI
t <sub>DRIFT</sub>	Drift between Clock and Data between Training Patterns				20	ps
Capacitance	·					
C <sub>IN</sub>	Input capacitance LVCMOS	f = 1 MHz			10	pF
C <sub>IN</sub>	Input capacitance LSIF (low speed interface)	f = 1 MHz		20		pF
C <sub>IN</sub>	Input capacitance HSSI (high speed serial interface) - Differential - Clock and Data pins	f = 1 MHz			5	pF
C <sub>OUT</sub>	Output capacitance	f = 1 MHz			10	pF

- All power supply connections are required to operate the DMD:  $V_{DD}$ ,  $V_{DDA}$ ,  $V_{OFFSET}$ ,  $V_{BIAS}$ , and  $V_{RESET}$ . All  $V_{SS}$  connections are (1) required to operate the DMD.
- All voltage values are with respect to the ground pins ( $V_{SS}$ ).
- (3)
- To prevent excess current, the supply voltage delta  $|V_{DDA} V_{DD}|$  must be less than specified limit. To prevent excess current, the supply voltage delta  $|V_{BIAS} V_{OFFSET}|$  must be less than specified limit. (4)
- Supply power dissipation based on 3 global resets in 200 µs. (5)
- LVCMOS input specifications are for pin DMD\_DEN\_ARSTZ. (6)
- (7) LVCMOS output specification is for pins LS\_RDATA\_A and LS\_RDATA\_B.
- Refer to Figure 6-12 (1e-12 BER). (8)
- Defined in Recommended Operation Conditions.

## **6.7 Switching Characteristics**

Over operating free-air temperature range and supply voltages (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t <sub>pd</sub>	Output propagation, clock to Q, rising edge of LS_CLK (differential clock signal) input to LS_RDATA output. (1)	C <sub>L</sub> = 5 pF		11.1	ns
t <sub>pd</sub>	Output propagation, clock to Q, rising edge of LS_CLK (differential clock signal) input to LS_RDATA output. (1)	C <sub>L</sub> = 10 pF		11.3	ns
	Slew rate, LS_RDATA	20% to 80%, C <sub>L</sub> <40p	0.35		V/ns
	Output duty cycle distortion, LS_RDATA_A and LS_RDATA_B	50 - (C2Q_rise - C2Q_fall ) x 130e6 x 100	40%	60%	

### (1) See Figure 6-3.




図 6-3. Switching Characteristics

## 6.8 Timing Requirements

Over operating free-air temperature range and supply voltages (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LVCMOS					-	
t <sub>r</sub>	Rise time (1)	20% to 80% reference points			25	ns
t <sub>f</sub>	Fall time (1)	80% to 20% reference points			25	ns
Low Speed	Interface (LSIF)					
t <sub>r</sub>	Rise time (2)	20% to 80% reference points			450	ps
t <sub>f</sub>	Fall time (2)	80% to 20% reference points			450	ps
t <sub>W(H)</sub>	Pulse duration high (3)	LS_CLK. 50% to 50% reference points	3.1			ns
t <sub>W(L)</sub>	Pulse duration low (3)	LS_CLK. 50% to 50% reference points	3.1			ns
t <sub>su</sub>	Setup time (4)	LS_WDATA valid before rising edge of LS_CLK (differential)	1.5			ns
t <sub>h</sub>	Hold time <sup>(4)</sup>	LS_WDATA valid after rising edge of LS_CLK (differential)	1.5			ns
High Speed	Serial Interface (HSSI)		1		'	
t <sub>r</sub>	Rise time <sup>(5)</sup> , Data	from -A1 to A1 minimum eye height specification	50		115	ps
t <sub>r</sub>	Rise time <sup>(5)</sup> , Clock	from -A1 to A1 minimum eye height specification	50		135	ps
t <sub>f</sub>	Fall time <sup>(5)</sup> , Data	from A1 to -A1 minimum eye height specification	50		115	ps
t <sub>f</sub>	Fall time <sup>(5)</sup> , Clock	from A1 to -A1 minimum eye height specification	50		135	ps
t <sub>W(H)</sub>	Pulse duration high <sup>(6)</sup>	DCLK. 50% to 50% reference points	0.275			ns
t <sub>W(L)</sub>	Pulse duration low (6)	DCLK. 50% to 50% reference points	0.275			ns
t <sub>c</sub>	Cycle time (6)	DCLK	0.625		0.833	ns


<sup>(1)</sup> See Figure 6-9 and Figure 6-10 LVCMOS Rise, Fall Time SLew Rate Figures. Specification is for DMD\_DEN\_ARSTZ pin (LVCMOS).

<sup>(2)</sup> See Figure 6-6 for rise and fall time for LSIF.



(2)

- (3) See Figure 6-5 for pulse duration high and low time for LSIF.
- (4) See Figure 6-5 for setup and hold time for LSIF.
- (5) See Figure 6-11 for rise and fall time for HSSI.
- (6) See Figure 6-13 for pulse duration high and low and cycle time for HSSI.



#### A. See 式 1 and 式 2

### 図 6-4. LSIF Waveform Requirements

$$V_{LVDS (max)} = V_{CM (max)} + \left| \frac{1}{2} \times V_{ID (max)} \right|$$
(1)

 $V_{LVDS (min)} = V_{CM (min)} - \left| \frac{1}{2} \times V_{ID (max)} \right|$ 




図 6-5. LSIF Timing Requirements




図 6-6. LSIF Rise, Fall Time Slew Rate




図 6-7. LSIF Voltage Requirements




図 6-8. LSIF Equivalent Input






図 6-9. LVCMOS Input Hysteresis





図 6-10. LVCMOS Rise, Fall Time Slew Rate



#### A. See 式 3 and 式 4

## 図 6-11. HSSI Waveform Requirements

$$V_{HSSI(max)} = V_{CM(max)} + \left| \frac{1}{2} \times V_{ID(max)} \right|$$
(3)

$$V_{\text{HSSI(min)}} = V_{\text{CM (min)}} - \left| \frac{1}{2} \times V_{\text{ID (max)}} \right|$$

(4)




図 6-12. HSSI Eye Characteristics




図 6-13. HSSI CLK Characteristics

# **6.9 System Mounting Interface Loads**

PARAMETER	MIN	TYP	MAX	UNIT
When loads are applied on both the electrical and thermal interface areas				
Maximum load to be applied to the electrical interface area <sup>(1)</sup>			111	N
Maximum load to be applied to the thermal interface area <sup>(1)</sup>		111	N	
When load is applied on the electrical interface area only				
Maximum load to be applied to the electrical interface area <sup>(1)</sup>			222	N
Maximum load to be applied to the thermal interface area <sup>(1)</sup>			0	N

(1) The load should be applied uniformly in the corresponding areas shown in Figure 6-14.






図 6-14. System Mounting Interface Loads

## **6.10 Micromirror Array Physical Characteristics**

SYMBOL	PARAMETER	DESCRIPTION	MIN TYP	MAX	UNIT
М	Number of active columns <sup>(1)</sup>		1920		micromirrors
N	Number of active rows <sup>(1)</sup>		1080		micromirrors
Р	Micromirror (pixel) pitch <sup>(1)</sup>		7.6		um
	Micromirror active array width <sup>(1)</sup>	(micromirror pitch) x (number of active columns)	14.592		mm
	Micromirror active array height <sup>(1)</sup>	(micromirror pitch) x (number of active rows)	8.208		mm
	Micromirror active border <sup>(2)</sup>	Pond of micromirror (POM)	14		micromirrors/side

- (1) See Figure 6-15.
- (2) The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the POM. These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.




図 6-15. Micromirror Array Physical Characteristics

## **6.11 Micromirror Array Optical Characteristics**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Micromirror tilt ang	le <sup>(1)</sup> (2) (3) (4) (5)	landed state	11	12	13	0
Micromirror crossover time <sup>(6)</sup>		typical performance		2.5		us
Micromirror switchi	ng time <sup>(7)</sup>	typical performance	8			us
	Bright pixels(s) in active area <sup>(9)</sup>	Gray 10 Screen <sup>(10)</sup>			0	micromirrors
Image performance <sup>(8)</sup>	Bright pixes(s) in POM <sup>(11)</sup>	Gray 10 Screen <sup>(10)</sup>			1	micromirrors
	Dark pixel(s) in active area <sup>(12)</sup>	White Screen			4	micromirrors
	Adjacent pixels <sup>(13)</sup>	Any Screen			0	micromirrors
	Unstable pixel(s) in active area <sup>(14)</sup>	Any Screen			0	micromirrors

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Represents the landed tilt angle variation relative to the nominal landed tilt angle.
- (3) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (4) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations or system contrast variations.



- (5) When the micromirror array is landed (not parked), the tilt direction of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of 1 results in a micromirror landing in the ON State direction. A binary value of 0 results in a micromirror landing in the OFF State direction, see Figure 6-16.
- (6) The time required for a micromirror to nominally transition from one landed state to the opposite landed state.
- (7) The minimum time between successive transitions of a micromirror.
- (8) Conditions of Acceptance: All DMD image performance returns will be evaluated using the following projected image test conditions:

Test set degamma shall be linear

Test set brightness and contrast shall be set to nominal

The diagonal size of the projected image shall be a minimum of 60 inches

The projection screen shall be 1x gain

The projected image shall be inspected from an 8 foot minimum viewing distance

The image shall be in focus during all image performance tests

- (9) Bright pixel definition: A single pixel or mirror that is stuck in the ON position and is visibly brighter that the surrounding pixels
- (10) Gray 10 screen definition: All areas of the screen are colored with the following settings:

Red = 10/255

Green = 10/255

Blue = 10/255

- (11) POM definition: Rectangular border of off-state mirror surrounding the active area.
- (12) Dark pixel definition: A single pixel or mirror that is stuck in the OFF position and is visibly darker than the surrounding pixels.
- (13) Adjacent pixel definition: Two or more stuck pixels sharing a common border or common point, also referred to as a cluster.
- (14) Unstable pixel definition: A single pixel or mirror that does not operate in sequence with the parameters loaded into memory. The unstable pixel appears to be flickering asynchronously with the image.




図 6-16. Micromirror Landed Orientation and Tilt

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

#### 6.12 Window Characteristics

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Window material designation			Corning EagleXG		
Window refractive index	at wavelength 546.1 nm		1.5119		
Window transmittance, average over the wavelength range 420-680 nm	Applies to all angles 0-30 AOI (1) (2)	97.8%			
Window transmittance, average over the wavelength range 420-680 nm	Applies to all angles 30-45 AOI (1) (2)	96.4%			

- (1) Single-pass-through both surfaces and glass
- (2) AOI angle of incidence is the angle between an incident ray and the normal to a reflecting or refracting surface

## 6.13 Chipset Component Usage Specification

Reliable function and operation of the DLP650TE DMD requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.

#### Note

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.

## 7 Detailed Description


#### 7.1 Overview

The DMD is a 0.65-inch diagonal spatial light modulator that consists of an array of highly reflective aluminum micromirrors. The DMD is an electrical input, optical output micro-optical-electrical-mechanical system (MOEMS). The fast switching speed of the DMD micromirrors combined with advanced DLP image processing algorithms enables each micromirror to display four distinct pixels on the screen during every frame, resulting in a full 3840 × 2160 pixel image being displayed. The electrical interface is low voltage differential signaling (LVDS). The DMD consists of a two-dimensional array of 1-bit CMOS memory cells. The array is organized in a grid of M memory cell columns by N memory cell rows. Refer to the positive or negative deflection angle of the micromirrors can be individually controlled by changing the address voltage of underlying CMOS addressing circuitry and micromirror reset signals (MBRST).

The DLP 0.65" 4-K UHD chipset is comprised of the DLP650TE DMD, DLPC7540 display controller, the DLPA100 power management and motor driver. To ensure reliable operation, the DLP650TE DMD must always be used with the DLP display controller and the power and motor specified in the chipset.



## 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Power Interface

The DMD requires 4 DC voltages: 1.8 V source,  $V_{OFFSET}$ ,  $V_{RESET}$ , and  $V_{BIAS}$ . In a typical configuration, 3.3 V is created by the DLPA100 power management and motor driver and is used on the DMD board to create the 1.8 V. The TI voltage regulator TPS65145 takes in the 3.3 V and outputs  $V_{OFFSET}$ ,  $V_{RESET}$ ,  $V_{BIAS}$ .

#### **7.3.2 Timing**

The data sheet specifies timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be considered. Timing reference loads are not intended to be precise representations of any particular system environment or depiction of the actual load presented by a production test. TI recommends that system designers use IBIS or other simulation tools to correlate the timing reference load to a system environment. Use the specified load capacitance value for characterization and measurement of AC timing signals only. This load capacitance value does not indicate the maximum load the device is capable of driving.

#### 7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC7540 display controller. See the *DLPC7540 Display Controller Data Sheet* or contact a TI applications engineer.

#### 7.5 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

#### 7.5.1 Numerical Aperture and Stray Light Control

TI recommends that the light cone angle defined by the numerical aperture of the illumination optics is the same as the light cone angle defined by the numerical aperture of the projection optics. This angle must not exceed the nominal device micromirror tilt angle unless appropriate apertures are added in the illumination and projection pupils to block out flat-state and stray light from the projection lens. The micromirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the micromirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle (and vice versa), contrast degradation and objectionable artifacts in the display border and active area could occur.

#### 7.5.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display border and active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

#### 7.5.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view, and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. Design the illumination optical system to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.



### 7.6 Micromirror Array Temperature Calculation




図 7-1. DMD Thermal Test Point

Micromirror array temperature cannot be measured directly, therefore it must be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The relationship between array temperature and the reference ceramic temperature (thermal test TP1 in  $\boxtimes$  7-1) is provided by the following equations:

$$T_{ARRAY} = T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC})$$
 (5)

$$Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$$
(6)

#### where

- T<sub>ARRAY</sub> = Computed array temperature (°C)
- T<sub>CERAMIC</sub> = Measured ceramic temperature (°C) (TP1 location)
- R<sub>ARRAY-TO-CERAMIC</sub> = Thermal resistance of package specified in セクション 6.5 from array to ceramic TP1 (°C/Watt)
- Q<sub>ARRAY</sub> = Total DMD power on the array (W) (electrical + absorbed)
- Q<sub>ELECTRICAL</sub> = Nominal electrical power (W)

• Q<sub>INCIDENT</sub> = Incident illumination optical power (W)

- Q<sub>ILLUMINATION</sub> = (DMD average thermal absorptivity × Q<sub>INCIDENT</sub>) (W)
- DMD average thermal absorptivity = 0.42

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies. A nominal electrical power dissipation to use when calculating array temperature is 3.0 W. The absorbed power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for a single chip or multi-chip DMD system. It assumes an illumination distribution of 83.7% on the active array, and 16.3% on the array border.

The sample calculation for a typical projection application is as follows:

$$Q_{INCIDENT} = 25 \text{ W (measured)}$$
 (7)

$$T_{CERAMIC} = 55.0^{\circ}C \text{ (measured)}$$
 (8)

$$Q_{ELECTRICAL} = 3.0 \text{ W}$$
(9)

$$Q_{ARRAY} = 3.0W + (0.42 \times 25 W) = 13.5 W \tag{10}$$

$$T_{ARRAY} = 55.0^{\circ}C + (13.5W \times 0.6^{\circ}C/W) = 63.1^{\circ}C$$
 (11)

### 7.7 Micromirror Landed-On/Landed-Off Duty Cycle

### 7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the percentage of time that an individual micromirror is landed in the ON state versus the amount of time the same micromirror is landed in the OFF state.

For example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the ON state 100% of the time (and in the OFF state 0% of the time); whereas 0/100 indicates that the pixel is in the OFF state 100% of the time. Likewise, 50/50 indicates that the pixel is ON for 50% of the time (and OFF for 50% of the time).

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) always add to 100.

#### 7.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD useful life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

## 7.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD temperature and landed duty cycle interact to affect DMD useful life, and this interaction can be exploited to reduce the impact that an asymmetrical landed duty cycle has on the DMD useful life. This is quantified in the de-rating curve shown in  $\boxtimes$  6-1. The importance of this curve is that:

- · All points along this curve represent the same useful life.
- All points above this curve represent lower useful life (and the further away from the curve, the lower the useful life).

Copyright © 2022 Texas Instruments Incorporated

• All points below this curve represent higher useful life (and the further away from the curve, the higher the useful life).

In practice, this curve specifies the maximum operating DMD temperature for a given long-term average landed duty cycle.

### 7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the landed duty cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel operates under a 100/0 landed duty cycle during that time period. Likewise, when displaying pure-black, the pixel operates under a 0/100 landed duty cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the landed duty cycle tracks one-to-one with the gray scale value, as shown in 表 7-1.

22 7-1. Grayscale value and Landed Buty Cycle					
GRAYSCALE VALUE	LANDED DUTY CYCLE				
0%	0/100				
10%	10/90				
20%	20/80				
30%	30/70				
40%	40/60				
50%	50/50				
60%	60/40				
70%	70/30				
80%	80/20				
90%	90/10				
100%	100/0				

表 7-1. Grayscale Value and Landed Duty Cycle

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

Use this information to calculate the landed duty cycle of a given pixel during a given time period:

Landed Duty Cycle = (Red\_Cycle\_% × Red\_Scale\_Value) + (Green\_Cycle\_% × Green\_Scale\_Value) + (Blue Cycle % × Blue Scale Value)

### where

- Red\_Cycle\_%, represents the percentage of the frame time that red is displayed to achieve the desired white point
- Green\_Cycle\_% represents the percentage of the frame time that green is displayed to achieve the desired white point
- Blue\_Cycle\_%, represents the percentage of the frame time that blue is displayed to achieve the desired white point

For example, assume that the red, green, and blue color cycle times are 30%, 50%, and 20% respectively (in order to achieve the desired white point), then the landed duty cycle for various combinations of red, green, blue color intensities are shown in  $\frac{1}{8}$  7-2 and  $\frac{1}{8}$  7-3.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



## 表 7-2. Example Landed Duty Cycle for Full-Color, Color Percentage

CYCLE PERCENTAGE				
RED	GREEN	BLUE		
30%	50%	20%		

表 7-3. Example Landed Duty Cycle for Full-Color

S	CALE VALUE		LANDED DUTY
RED	GREEN	BLUE	CYCLE
0%	0%	0%	0/100
100%	0%	0%	30/70
0%	100%	0%	50/50
0%	0%	100%	20/80
0%	12%	0%	6/94
0%	0%	35%	7/93
60%	0%	0%	18/82
0%	100%	100%	70/30
100%	0%	100%	50/50
100%	100%	0%	80/20
0%	12%	35%	13/87
60%	0%	35%	25/75
60%	12%	0%	24/76
100%	100%	100%	100/0

The last factor to account for in estimating the landed duty cycle is any applied image processing. Within the DLPC7540 controller, the gamma function affects the landed duty cycle.

Gamma is a power function of the form  $Output\_Level = A \times Input\_Level^{Gamma}$ , where A is a scaling factor that is typically set to 1.

In the DLPC7540 controller, gamma is applied to the incoming image data on a pixel-by-pixel basis. A typical gamma factor is 2.2, which transforms the incoming data as shown in  $\boxtimes$  7-2.




図 7-2. Example of Gamma = 2.2

From  $\boxtimes$  7-2, if the gray scale value of a given input pixel is 40% (before gamma is applied), then gray scale value is 13% after gamma is applied. Therefore, it can be seen that since gamma has a direct impact displayed gray scale level of a pixel, it also has a direct impact on the landed duty cycle of a pixel.

Consideration must also be given to any image processing which occurs before the DLPC7540 controllers.

## 8 Application and Implementation

#### Note

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

#### 8.1 Application Information

DMDs are spatial light modulators, which reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC7540 controller. Typical applications using the DLP650TE DMD include Laser TVs, smart projectors, and enterprise projectors.

DMD power-up and power-down sequencing is strictly controlled by the DLPC7540 through the TPS65145 PMIC. Refer to セクション 9 for power-up and power-down specifications. To ensure reliable operation, the DLP650TE DMD must always be used with DLPC7540 controller, a DLPA100 PMIC/motor driver, and a TPS65145 PMIC.

### 8.2 Typical Application

The DLP650TE DMD combined with DLPC7540 digital controller and a power management device provides full 4-K UHD resolution for bright, colorful display applications. A typical display system using laser phosphor illumination combines the DLP650TE DMD, DLPC7540 display controller, TPS65145 voltage regulator and DLPA100 PMIC and motor driver.  $\boxtimes$  8-1 shows a system block diagram for this configuration of the DLP 0.65" 4-K UHD chipset and additional system components needed. See  $\boxtimes$  8-2 for a block diagram showing the system components needed along with the lamp configuration of the DLP 0.65" 4-K UHD chipset. The components include DLP650TE DMD, DLPC7540 display controller and DLPA100 PMIC and motor driver and a TPS65145 PMIC.






図 8-1. Typical 4K UHD Laser Phosphor Application Diagram




図 8-2. Typical 4K UHD Lamp Phosphor Application Diagram

#### 8.2.1 Design Requirements

Other core components of the display system include an illumination source, an optical engine for the illumination and projection optics, other electrical and mechanical components, and software. The type of illumination used and desired brightness has a major effect on the overall system design and size.

The display system uses the DLP650TE DMD as the core imaging device and contains a 0.65-inch array of micromirrors. The DLPC7540 controller is the digital interface between the DMD and the rest of the system, taking digital input from front end receiver and driving the DMD over a high-speed interface. The DLPA100 PMIC serves as a voltage regulator for the controller, and color filter wheel and phosphor wheel motor control. The TPS65145 provide the DMD reset, offset and bias voltages. The LMR33630C provides 1.8-V power to the DLP650TE DMD.



#### 8.2.2 Detailed Design Procedure

For a complete DLP system, an optical module or light engine is required that contains the DLP650TE DMD, associated illumination sources, optical elements, and necessary mechanical components.

To ensure reliable operation, the DMD must always be used with DLPC7540 display controller and the TPS65145 PMIC and DLPA100. Refer to the DMD board reference design and DLPC7540 reference design for layout and design recommendations.

### 8.2.3 Application Curve

In a typical projector application, the luminous flux on the screen from the DMD depends on the optical design of the projector. The efficiency and total power of the illumination optical system and the projection optical system determines the overall light output of the projector. The DMD is inherently a linear spatial light modulator, so its efficiency just scales the light output.  $\boxtimes$  8-3 describes the relationship of laser input optical power to light output for a laser-phosphor illumination system, where the phosphor is not at its thermal quenching limit.





図 8-3. Normalized Light Output vs Normalized Laser Power for Laser Phosphor Illumination

### 8.3 Temperature Sensor Diode

The DMD features a built-in thermal diode that measures the temperature at one corner of the die outside the micromirror array. The thermal diode can be interfaced with the TMP411 temperature sensor as shown in  $\boxtimes$  8-4. The software application contains functions to configure the TMP411 to read the DLP650TE DMD temperature sensor diode. This data can be leveraged by the customer to incorporate additional functionality in the overall system design such as adjusting illumination, fan speeds, and so on. All communication between the TMP411 and the DLPC7540 controller happens over the I $^2$ C interface. The TMP411 connects to the DMD via pins outlined in  $\pm$  5-1.

Leave TEMP\_N and TEMP\_P pins unconnected (NC) if the temp sensor is not used.





- A. Details omitted for clarity.
- B. See the TMP411 data sheet for system board layout recommendation.
- C. See the TMP411 data sheet for suggested component values for R1, R2, R3, R4, and C1.
- D. R5 =  $0 \Omega$ . R6 =  $0 \Omega$ . Place  $0-\Omega$  resistors close to the DMD package pins.

## 図 8-4. TMP411 Sample Schematic



## 9 Power Supply Recommendations

The following power supplies are all required to operate the DMD:

- V<sub>SS</sub>
- V<sub>BIAS</sub>
- V<sub>DD</sub>
- V<sub>OFFSET</sub>
- V<sub>RESET</sub>

DMD power-up and power-down sequencing is strictly controlled by the DLP display controller.

#### **CAUTION**

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to any of the prescribed power-up and power-down requirements may affect device reliability. See the DMD power supply sequencing requirements in  $\boxtimes$  9-1.

 $V_{BIAS}$ ,  $V_{DD}$ ,  $V_{OFFSET}$ , and  $V_{RESET}$  power supplies must be coordinated during power-up and power-down operations. Failure to meet any of the below requirements results in a significant reduction in the DMD reliability and lifetime. Common ground  $V_{SS}$  must also be connected.

## 9.1 Power Supply Sequence Requirements


SYMBOL	PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
t <sub>DELAY1</sub>	Delay requirement	from V <sub>OFFSET</sub> power up to V <sub>BIAS</sub> power up	1	2		ms
t <sub>DELAY2</sub>	Delay requirement	from V <sub>BIAS</sub> and V <sub>RESET</sub> powered on and stable to DMD_EN_ARSTZ going high	20			μs
t <sub>DELAY3</sub>	Delay requirement	from $V_{\text{OFFSET}}$ , $V_{\text{BIAS}}$ and $V_{\text{RESET}}$ powered down to when VDD and VDDA can power down	50			μs

### 9.2 DMD Power Supply Power-Up Procedure

- During power-up, V<sub>DD</sub> must always start and settle before V<sub>OFFSET</sub> plus t<sub>DELAY1</sub> specified in セクション 9.1, V<sub>BIAS</sub>, and V<sub>RESET</sub> voltages are applied to the DMD.
- During power-up, it is a strict requirement that the voltage difference between V<sub>BIAS</sub> and V<sub>OFFSET</sub> must be within the specified limit shown in セクション 6.4.
- During power-up, there is no requirement for the relative timing of V<sub>RESET</sub> with respect to V<sub>BIAS</sub>.
- Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements specified in セクション 6.1, in セクション 6.4, and in 図 9-1.
- During power-up, LVCMOS input pins must not be driven high until after V<sub>DD</sub> has settled at operating voltage listed in セクション 6.4.

#### 9.3 DMD Power Supply Power-Down Procedure

- During power-down, V<sub>DD</sub> must be supplied until after V<sub>BIAS</sub>, V<sub>RESET</sub>, and V<sub>OFFSET</sub> are discharged to within the specified limit of ground. See セクション 9.1.
- During power-down, it is a strict requirement that the voltage difference between V<sub>BIAS</sub> and V<sub>OFFSET</sub> must be within the specified limit shown in セクション 6.4.
- During power-down, there is no requirement for the relative timing of V<sub>RESET</sub> with respect to V<sub>BIAS</sub>.
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements specified in セクション 6.1, in セクション 6.4, and in 図 9-1.
- During power-down, LVCMOS input pins must be less than specified in セクション 6.4.



- A. See the Pin Functions table.
- B. To prevent excess current, the supply voltage difference |V<sub>BIAS</sub> V<sub>OFFSET</sub>| must be less than the specified limit in セクション 6.4.
- C. To prevent excess current, the supply difference |V<sub>BIAS</sub> V<sub>RESET</sub>| must be less than the specified limit in セクション 6.4.
- D.  $V_{BIAS}$  must power up after  $V_{OFFSET}$  has powered up, per  $t_{DELAY1}$  specification in extstyle extsty
- E.  $V_{RESET}$ ,  $V_{OFFSET}$  and  $V_{BIAS}$  ramps must start after VDD and VDDA are powered up and stable.
- F. After the DMD micromirror park sequence is complete, the DLP controller software initiates a hardware power-down that activates DMD\_EN\_ARSTZ and disables V<sub>BIAS</sub>, V<sub>RESET</sub> and V<sub>OFFSET</sub>.
- G. Under power-loss conditions where emergency DMD micromirror park procedures are being enacted by the DLP controller hardware DMD\_EN\_ARSTZ goes low.
- H. V<sub>DD</sub> must remain powered on and stable until after V<sub>OFFSET</sub>, V<sub>BIAS</sub>, and V<sub>RESET</sub> are powered off, per t<sub>DELAY3</sub> specification in セクション
- I. To prevent excess current, the supply voltage delta  $|V_{DDA} V_{DD}|$  must be less than specified limit in セクション 6.4.
- Not to scale. Details omitted for clarity.

図 9-1. DMD Power Supply Requirements



## 10 Layout

## 10.1 Layout Guidelines

The DLP650TE DMD is part of a chipset that is controlled by the DLPC7540 display controller in conjunction with the TPS 65145 PMIC and the DLPA100 power and motor controller. These guidelines are targeted at designing a PCB board with the DLP650TE DMD. The DMD board is a high-speed multi-layer PCB, with primarily highspeed digital logic including double data rate 3.2 Gbps and 250 Mbps differential data buses run to the DMD. TI recommends that full or mini power planes are used for V<sub>OFFSET</sub>, V<sub>RESET</sub>, and V<sub>BIAS</sub>. Solid planes are required for ground ( $V_{SS}$ ). The target impedance for the PCB is 50  $\Omega$  ±10% with exceptions listed in  $\frac{1}{8}$  10-1. TI recommends a 10 layer stack-up as described in 表 10-2. TI recommends manufacturing the PCB with a high quality FR-4 material.

### 10.2 Impedance Requirements

TI recommends a target impedance for the PCB of 50  $\Omega$  ±10% for all signals. The exceptions are listed in  $\frac{1}{2}$ 10-1.

表 10-1. Special Impedance Requirements				
SIGNAL TYPE	SIGNAL NAME	IMPEDANCE (Ω)		
DMD High Speed Data Signals	DMD_HSSI0_N_(07), DMD_HSSI0_P_(07), DMD_HSSI1_N_(07), DMD_HSSI1_P_(07), DMD_HSSI0_CLK_N, DMD_HSSI0_CLK_P, DMD_HSSI1_CLK_N, DMD_HSSI1_CLK_P	100- $\Omega$ differential (50- $\Omega$ single ended)		
DMD Low Speed Interface Signals	DMD_LS0_WDATA_N, DMD_LS0_WDATA_P, DMD_LS0_CLK_N, DMD_LS0_CLK_P	100-Ω differential (50-Ω single ended)		

## 10.3 Layers

表 10-2 shows the layer stack-up and copper weight for each layer.

#### 表 10-2. Layer Stack-Up

LAYER NO.	LAYER NAME	COPPER WT. (oz.)	COMMENTS
1	Side A—DMD, primary components, power miniplanes	0.5 oz. (before plating)	DMD and escapes. Two data input connectors. Top components including power generation and two data input connectors. Low frequency signals routing. Should have copper fill (GND) plated up to 1 oz.
2	Ground	0.5	Solid ground plane (net GND) reference for signal layers #1, 3
3	Signal (high frequency)	0.5	High speed signal layer. High speed differential data busses from input connector to DMD
4	Ground	0.5	Solid ground plane (net GND) reference for signal layers #3, #5
5	Power	0.5	Primary split power planes for 1.8 V, 3.3 V, 10 V, -14 V, 18 V
6	Power	0.5	Primary split power planes for 1.8 V, 3.3 V, 10 V, -14 V, 18 V
7	Ground	0.5	Solid ground plane (net GND) reference for signal layer #8
8	Signal (high frequency)	0.5	High speed signal layer. High speed differential data buses from input connector to DMD
9	Ground	0.5	Solid ground plane (net GND) Reference for signal layers #8, 10
10	Side B—Secondary components, power miniplanes	0.5 oz. (before plating)	Discrete components if necessary. Low frequency signals routing. Should be copper fill plated up to 1 oz.

Product Folder Links: DLP650TE

## 10.4 Trace Width, Spacing

Unless otherwise specified, TI recommends that all signals follow the 0.005"/0.015" (Trace-Width/Spacing) design rule. Use an analysis of impedance and stack-up requirements to determine and calculate actual trace widths.

Maximize the width of all voltage signals as space permits. Follow the width and spacing requirements listed in 表 10-3.

SIGNAL NAME	MINIMUM TRACE WIDTH (MIL)	MINIMUM TRACE SPACING (MIL)	LAYOUT REQUIREMENT			
GND	MAXIMIZE	5	Maximize trace width to connecting pin as a minimum.			
P3P3V	40	15	Create mini planes on layers 1 and 10 as needed. Connect to devices on layers 1 and 10 as necessary with multiple vias.			
P1P8V	40	15	Create mini planes on layers 1 and 10 as needed. Connect to devices on layers 1 and 10 as necessary with multiple vias.			
V <sub>OFFSET</sub>	40	15	Create mini planes on layers 1 and 10 as needed. Connect to devices on layers 1 and 10 as necessary.			
V <sub>RESET</sub>	40	15	Create mini planes on layers 1 and 10 as needed. Connect to devices on layers 1 and 10 as necessary.			
V <sub>BIAS</sub>	40	15	Create mini planes on layers 1 and 10 as needed. Connect to devices on layers 1 and 10 as necessary.			

表 10-3. Special Trace Widths, Spacing Requirements

### 10.5 Power

TI strongly discourages signal routing on power planes or on planes adjacent to power planes. If signals must be routed on layers adjacent to power planes, they must not cross splits in power planes to prevent EMI and preserve signal integrity.

Connect all internal digital ground (GND) planes in as many places as possible. Connect all internal ground planes with a minimum distance between connections of 0.5". Extra vias may not be required if there are sufficient ground vias due to normal ground connections of devices.

Connect power and ground pins of each component to the power and ground planes with at least one via for each pin. Minimize trace lengths for component power and ground pins. (ideally, less than 0.100").

Ground plane slots are strongly discouraged.

### 10.6 Trace Length Matching Recommendations

表 10-4 and 表 10-5 describe recommended signal trace length matching requirements. Follow these guidelines to avoid routing long traces over large areas of the PCB:

- Match the trace lengths so that longer signals route in a serpentine pattern
- Minimize the number of turns.
- Ensure that the turn angles no sharper than 45 degrees.

☑ 10-1 shows an example of the HSSI signal pair routing.

Signals listed in  $\frac{10-4}{2}$  are specified for data rate operation at up to 3.2 Gbps. Minimize the layer changes for these signals. Minimize the number of vias. Avoid sharp turns and layer switching while minimizing the lengths. When layer changes are necessary, place GND vias around the signal vias to provide a signal return path. The distance from one pair of differential signals to another must be at least 2 times the distance within the pair.

表 10-4. HSSI High Speed DMD Data Signals

SIGNAL NAME	REFERENCE SIGNAL	ROUTING SPECIFICATION	UNIT
DMD_HSSI0_N(07), DMD_HSSI0_P(07)	DMD_HSSI0_CLK_N, DMD_HSSI_CLK_P	±0.25	inch



# 表 10-4. HSSI High Speed DMD Data Signals (continued)

SIGNAL NAME	REFERENCE SIGNAL	ROUTING SPECIFICATION	UNIT
DMD_HSSI1_N(07), DMD_HSSI1_P(07)	DMD_HSSI0_CLK_N, DMD_HSSI_CLK_P	±0.25	inch
DMD_HSSI0_CLK_P	DMD_HSSI1_CLK_P	±0.05	inch
Intra-pair P	Intra-pair N	±0.01	inch

# 表 10-5. Other Timing Critical Signals

SIGNAL NAME	Constraints	Routing Layers		
LS_CLK_P, LS_CLK_N LS_WDATA_P, LS_WDATA_N LS_RDATA_A	Intra-pair (P to N) Matched to 0.01 inches Signal-to-signal Matched to +/- 0.25 inches	Layers 3, 8		




図 10-1. Example HSSI PCB Routing

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

## 11 Device and Documentation Support

## 11.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 11.2 Device Support

#### 11.2.1 Device Nomenclature




図 11-1. Part Number Description

#### 11.2.2 Device Markings

The device marking includes both human-readable information and a 2-dimensional matrix code. The human-readable information is described in 🗵 11-2. The 2-dimensional matrix code is an alpha-numeric string that contains the DMD part number, Part 1 and Part 2 of the serial number.

#### Example:




図 11-2. DMD Marking Locations

# 11.3 Documentation Support

#### 11.3.1 Related Documentation

The following documents contain additional information related to the chipset components used with the DMD.

- DLPC7540 Display Controller Data Sheet
- TPS65145 Data Sheet



DLPA100 Power and Motor Driver Data Sheet

### 11.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.5 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 11.6 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

DLP® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 11.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.8 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### 12.1 Package Option Addendum

#### 12.1.1 Packaging Information

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	ackage Qty Eco Plan (2)		MSL Peak Temp	Op Temp (°C)	Device Marking <sup>(5)</sup>
DLP650TEA0FYP	ACTIVE	CPGA	FYP	149	33	RoHS & Green	Call TI	Call TI		see 図 11-2

The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Product Folder Links: DLP650TE

www.ti.com 18-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(0)	(4)	(5)		(0)
DLP650TEA0FYP	Active	Production	CPGA (FYP)   149	33   JEDEC TRAY (5+1)	Yes	NI-AU	N/A for Pkg Type	0 to 70	
DLP650TEA0FYP.A	Active	Production	CPGA (FYP)   149	33   JEDEC TRAY (5+1)	Yes	NI-AU	N/A for Pkg Type	0 to 70	
DLP650TEA0FYP.B	Active	Production	CPGA (FYP)   149	33   JEDEC TRAY (5+1)	-	Call TI	Call TI	0 to 70	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.


<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.









### 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated