

DLP650NE 0.65 1080p D デジタル・マイクロミラー・デバイス

1 特長

- 対角 0.65 インチ (16.5mm) のマイクロミラー・アレイ
 - 1080p (1920 × 1080)
 - 7.56- ミクロンのマイクロミラー・ピッチ
 - マイクロミラー傾斜角: $\pm 12^\circ$ (フラット状態に対して)
 - コーナー照明
- 2xLVDS 入力データ・バス
- DLP650NE チップセットの構成部品:
 - DLP470TE DMD
 - DLPC4430 コントローラ
 - DLPA100 コントローラ・パワー・マネージメントおよびモーター・ドライバ IC

2 アプリケーション

- フル HD (1080p) ディスプレイ
- レーザー TV
- モバイル・スマート TV
- デジタル・サイネージ
- ゲーム
- ホーム・シアター


3 概要

テキサス・インスツルメンツの DLP650NE デジタル・マイクロミラー・デバイス (DMD) は、デジタル制御型の MEMS (micro-electromechanical system) 空間光変調器 (SLM) で、色鮮やかな DLP® 0.65 1080p ディスプレイ・ソリューションを低コストで実現します。DLP650NE DMD は、DLPC4430 ディスプレイ・コントローラおよび DLPA100 パワー・マネージャおよびモーター・ドライバと組み合わせて使用することで、高性能システムを実現できます。また、高解像度と 16:9 のアスペクト比、高輝度、およびシステムの簡素化を必要とするディスプレイ・アプリケーションに最適です。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
DLP650NE	FYE (350)	35.0mm × 32.2mm × 5.1mm

(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。



DLP650NE のアプリケーション概略図



Table of Contents

1 特長	1	7.3 Feature Description	25
2 アプリケーション	1	7.4 Device Functional Modes	25
3 概要	1	7.5 Optical Interface and System Image Quality Considerations	25
4 Revision History	2	7.6 Micromirror Array Temperature Calculation	26
5 Pin Configuration and Functions	3	7.7 Micromirror Landed-On or Landed-Off Duty Cycle ...	27
6 Specifications	10	8 Power Supply Requirements	33
6.1 Absolute Maximum Ratings.....	10	8.1 DMD Power Supply Requirements.....	33
6.2 Storage Conditions.....	10	8.2 DMD Power Supply Power-Up Procedure.....	33
6.3 ESD Ratings.....	11	8.3 DMD Power Supply Power-Down Procedure.....	33
6.4 Recommended Operating Conditions.....	11	9 Device Documentation Support	36
6.5 Thermal Information.....	13	9.1 サード・パーティ製品に関する免責事項.....	36
6.6 Electrical Characteristics.....	14	9.2 Device Support.....	36
6.7 Timing Requirements.....	15	9.3 Documentation Support.....	37
6.8 Window Characteristics.....	19	9.4 Receiving Notification of Documentation Updates....	37
6.9 System Mounting Interface Loads.....	19	9.5 サポート・リソース.....	37
6.10 Micromirror Array Physical Characteristics.....	20	9.6 Trademarks.....	37
6.11 Micromirror Array Optical Characteristics.....	21	9.7 静電気放電に関する注意事項.....	37
6.12 Chipset Component Usage Specification.....	22	9.8 用語集.....	37
7 Detailed Description	23	10 Mechanical, Packaging, and Orderable Information	37
7.1 Overview.....	23		
7.2 Functional Block Diagram.....	23		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (August 2017) to Revision A (February 2023)	Page
このドキュメントは、最新のテキサス・インスツルメンツおよび業界データシート標準に準拠して更新されています。コントローラを DLPC4430 に更新。チップセット・コンポーネントへのリンクを更新。.....	1
コントローラを DLPC4430 に更新.....	1
Added typical values to I_{OFFSET} , I_{BIAS} , and I_{RESET} currents. Removed DLPA4000, not supported.....	14
Updated controller to DLPC4430.....	23
Changed device supported modes for technical accuracy.....	25
Updated <i>DMD Thermal Test Points</i> illustration.....	26
Updated controller to DLPC4430.....	28
Removed DLPA4000, not supported as PMIC. Added a table with additional legacy device information and referenced the mechanical ICD.....	30
Updated controller to DLPC4430.....	30
Updated <i>Typical DLPC4430 Application</i> schematic.....	31
Updated controller to DLPC4430.....	33
Updated controller to DLPC4430.....	33
Updated controller to DLPC4430.....	33
Updated the controller to DLPC4430 and the related documentation.....	37

5 Pin Configuration and Functions




図 5-1. FYE Package 350-Pin Bottom View

表 5-1. Pin Functions

PIN ⁽¹⁾		TYPE ⁽⁵⁾	SIGNAL	DATA RATE ⁽²⁾	INTERNAL TERM ⁽³⁾	DESCRIPTION	TRACE (mils) ⁽⁴⁾
NAME	NO.						
DATA BUS A							
D_AN(0)	B14	I	LVDS	DDR	Differential	Data, negative	494.88
D_AN(1)	B15	I		DDR	Differential	Data, negative	486.18
D_AN(2)	C16	I		DDR	Differential	Data, negative	495.16
D_AN(3)	K24	I		DDR	Differential	Data, negative	485.67
D_AN(4)	B18	I		DDR	Differential	Data, negative	494.76
D_AN(5)	L24	I		DDR	Differential	Data, negative	490.63
D_AN(6)	C19	I		DDR	Differential	Data, negative	495.16
D_AN(7)	H24	I		DDR	Differential	Data, negative	485.55
D_AN(8)	H23	I		DDR	Differential	Data, negative	495.16
D_AN(9)	B25	I		DDR	Differential	Data, negative	485.59
D_AN(10)	D24	I		DDR	Differential	Data, negative	495.16
D_AN(11)	E25	I		DDR	Differential	Data, negative	495.16
D_AN(12)	F25	I		DDR	Differential	Data, negative	490.04
D_AN(13)	H25	I		DDR	Differential	Data, negative	485.91
D_AN(14)	L25	I		DDR	Differential	Data, negative	495.16
D_AN(15)	G24	I		DDR	Differential	Data, negative	495.16

表 5-1. Pin Functions (continued)

PIN ⁽¹⁾		TYPE ⁽⁵⁾	SIGNAL	DATA RATE ⁽²⁾	INTERNAL TERM ⁽³⁾	DESCRIPTION	TRACE (mils) ⁽⁴⁾
NAME	NO.						
D_AP(0)	C14	I	LVDS	DDR	Differential	Data, positive	494.84
D_AP(1)	B16	I		DDR	Differential	Data, positive	486.22
D_AP(2)	C17	I		DDR	Differential	Data, positive	494.65
D_AP(3)	K23	I		DDR	Differential	Data, positive	488.42
D_AP(4)	B19	I		DDR	Differential	Data, positive	495.16
D_AP(5)	L23	I		DDR	Differential	Data, positive	490.67
D_AP(6)	C20	I		DDR	Differential	Data, positive	498.11
D_AP(7)	J24	I		DDR	Differential	Data, positive	486.22
D_AP(8)	J23	I		DDR	Differential	Data, positive	495.47
D_AP(9)	C25	I		DDR	Differential	Data, positive	485.94
D_AP(10)	E24	I		DDR	Differential	Data, positive	495.16
D_AP(11)	D25	I		DDR	Differential	Data, positive	494.13
D_AP(12)	G25	I		DDR	Differential	Data, positive	488.98
D_AP(13)	J25	I		DDR	Differential	Data, positive	492.56
D_AP(14)	K25	I		DDR	Differential	Data, positive	495.16
D_AP(15)	F24	I		DDR	Differential	Data, positive	495.16
DATA BUS B							
D_BN(0)	Z14	I	LVDS	DDR	Differential	Data, negative	494.92
D_BN(1)	Z15	I		DDR	Differential	Data, negative	486.18
D_BN(2)	Y16	I		DDR	Differential	Data, negative	496.46
D_BN(3)	P24	I		DDR	Differential	Data, negative	493.74
D_BN(4)	Z18	I		DDR	Differential	Data, negative	494.76
D_BN(5)	N24	I		DDR	Differential	Data, negative	495.16
D_BN(6)	Y19	I		DDR	Differential	Data, negative	492.16
D_BN(7)	T24	I		DDR	Differential	Data, negative	492.68
D_BN(8)	T23	I		DDR	Differential	Data, negative	484.45
D_BN(9)	Z25	I		DDR	Differential	Data, negative	492.09
D_BN(10)	X24	I		DDR	Differential	Data, negative	497.72
D_BN(11)	W25	I		DDR	Differential	Data, negative	495.16
D_BN(12)	V25	I		DDR	Differential	Data, negative	484.17
D_BN(13)	T25	I		DDR	Differential	Data, negative	481.42
D_BN(14)	N25	I		DDR	Differential	Data, negative	495.16
D_BN(15)	U24	I		DDR	Differential	Data, negative	489.8

表 5-1. Pin Functions (continued)

PIN ⁽¹⁾		TYPE ⁽⁵⁾	SIGNAL	DATA RATE ⁽²⁾	INTERNAL TERM ⁽³⁾	DESCRIPTION	TRACE (mils) ⁽⁴⁾
NAME	NO.						
D_BP(0)	Y14	I	LVDS	DDR	Differential	Data, positive	494.88
D_BP(1)	Z16	I		DDR	Differential	Data, positive	486.26
D_BP(2)	Y17	I		DDR	Differential	Data, positive	495.16
D_BP(3)	P23	I		DDR	Differential	Data, positive	492.48
D_BP(4)	Z19	I		DDR	Differential	Data, positive	495.16
D_BP(5)	N23	I		DDR	Differential	Data, positive	497.99
D_BP(6)	Y20	I		DDR	Differential	Data, positive	495.16
D_BP(7)	R24	I		DDR	Differential	Data, positive	492.05
D_BP(8)	R23	I		DDR	Differential	Data, positive	484.45
D_BP(9)	Y25	I		DDR	Differential	Data, positive	492.24
D_BP(10)	W24	I		DDR	Differential	Data, positive	495.16
D_BP(11)	X25	I		DDR	Differential	Data, positive	494.72
D_BP(12)	U25	I		DDR	Differential	Data, positive	483.78
D_BP(13)	R25	I		DDR	Differential	Data, positive	489.13
D_BP(14)	P25	I		DDR	Differential	Data, positive	499.53
D_BP(15)	V24	I		DDR	Differential	Data, positive	488.66
SERIAL CONTROL							
SCTRL_AN	C23	I	LVDS	DDR	Differential	Serial control, negative	492.95
SCTRL_BN	Y23	I		DDR	Differential	Serial control, negative	493.78
SCTRL_AP	C24	I		DDR	Differential	Serial control, negative	493.78
SCTRL_BP	Y24	I		DDR	Differential	Serial control, negative	493.11
CLOCKS							
DCLK_AN	B23	I	LVDS		Differential	Clock, negative	480.35
DCLK_BN	Z23	I			Differential	Clock, negative	486.22
DCLK_AP	B22	I			Differential	Clock, negative	485.83
DCLK_BP	Z22	I			Differential	Clock, negative	491.93
SERIAL COMMUNICATIONS PORT (SCP)							
SCP_DO	B8	O	LVCMOS	SDR	Pulldown	Serial communications port output	
SCP_DI	B7	I		SDR		Serial communication port data I	
SCP_CLK	B6	I				Serial communications port clock	
SCP_ENZ	C8	I				Active-low serial communications port enable	

表 5-1. Pin Functions (continued)

PIN ⁽¹⁾		TYPE ⁽⁵⁾	SIGNAL	DATA RATE ⁽²⁾	INTERNAL TERM ⁽³⁾	DESCRIPTION	TRACE (mils) ⁽⁴⁾
NAME	NO.						
MICROMIRROR RESET CONTROL							
RESET_ADDR(0)	X9	I	LVCMOS		Pulldown	Reset driver address select	
RESET_ADDR(1)	X8	I				Reset driver address select	
RESET_ADDR(2)	Z8	I				Reset driver address select	
RESET_ADDR(3)	Z7	I				Reset driver address select	
RESET_MODE(0)	W11	I				Reset driver mode select	
RESET_MODE(1)	Z10	I				Reset driver mode select	
RESET_SEL(0)	Y10	I				Reset driver level select	
RESET_SEL(1)	Y9	I				Reset driver level select	
RESET_STROBE	Y7	I				Reset address, mode, and level latched on rising-edge	
ENABLES AND INTERRUPTS							
PWRDNZ	D2	I	LVCMOS		Pulldown	Active-low device reset	
RESET_OEZ	W7	I			Pulldown	Active-low output enable for DMD reset driver circuits	
RESETZ	Z6	I			Pulldown	Active-low sets reset circuits in known VOFFSET state	
RESET_IRQZ	Z5	O				Active-low, output interrupt to ASIC	
VOLTAGE REGULATOR MONITORING							
PG_BIAS	E11	I	LVCMOS		Pullup	Active-low fault from external VBIAS regulator	
PG_OFFSET	B10	I				Active-low fault from external VOFFSET regulator	
PG_RESET	D11	I				Active low from external VRESET regulator	
EN_BIAS	D9	O				Active-high enable for external VBIAS regulator	
EN_OFFSET	C9	O				Active-high enable for external VOFFSET regulator	
EN_RESET	E9	O				Active-high enable for external VRESET regulator	

表 5-1. Pin Functions (continued)

PIN ⁽¹⁾		TYPE ⁽⁵⁾	SIGNAL	DATA RATE ⁽²⁾	INTERNAL TERM ⁽³⁾	DESCRIPTION	TRACE (mils) ⁽⁴⁾	
NAME	NO.							
LEAVE PIN UNCONNECTED								
MBRST(0)	C2	O	Analog		Pulldown	For proper DMD operation, do not connect.		
MBRST(1)	C3	O						
MBRST(2)	C5	O						
MBRST(3)	C4	O						
MBRST(4)	E5	O						
MBRST(5)	E4	O						
MBRST(6)	E3	O						
MBRST(7)	G4	O						
MBRST(8)	G3	O						
MBRST(9)	G2	O						
MBRST(10)	J4	O						
MBRST(11)	J3	O						
MBRST(12)	J2	O						
MBRST(13)	L4	O						
MBRST(14)	L3	O						
MBRST(15)	L2	O						
LEAVE PIN UNCONNECTED								
RESERVED_PFE	E7	I	LVCMOS		Pulldown	For proper DMD operation, do not connect.		
RESERVED_TM	D13	I						
RESERVED_XI1	E13	I						
RESERVED_TP0	W12	I	Analog					
RESERVED_TP1	Y11	I						
RESERVED_TP2	X11	I						
LEAVE PIN UNCONNECTED								
RESERVED_BA	Y12	O	LVCMOS			For proper DMD operation, do not connect.		
RESERVED_BB	C12	O						
RESERVED_TS	D5	O						
LEAVE PIN UNCONNECTED								
NO CONNECT	B11					For proper DMD operation, do not connect.		
NO CONNECT	C11							
NO CONNECT	C13							
NO CONNECT	E12							
NO CONNECT	E14							
NO CONNECT	E23							
NO CONNECT	H4					For proper DMD operation, do not connect.		
NO CONNECT	N2							
NO CONNECT	N3							
NO CONNECT	N4							
NO CONNECT	R2							
NO CONNECT	R3							
NO CONNECT	R4							
NO CONNECT	T4							

表 5-1. Pin Functions (continued)

PIN ⁽¹⁾		TYPE ⁽⁵⁾	SIGNAL	DATA RATE ⁽²⁾	INTERNAL TERM ⁽³⁾	DESCRIPTION	TRACE (mils) ⁽⁴⁾
NAME	NO.						
NO CONNECT	U2					For proper DMD operation, do not connect.	
NO CONNECT	U3						
NO CONNECT	U4						
NO CONNECT	W3						
NO CONNECT	W4						
NO CONNECT	W5						
NO CONNECT	W13						
NO CONNECT	W14						
NO CONNECT	W23					For proper DMD operation, do not connect.	
NO CONNECT	X4						
NO CONNECT	X5						
NO CONNECT	X13						
NO CONNECT	Y2						
NO CONNECT	Y3						
NO CONNECT	Y4						
NO CONNECT	Y5						
NO CONNECT	Z11						

(1) The following power supplies are required to operate the DMD: VCC, VCCI, VOFFSET, VBIAS, and VRESET. VSS must also be connected.

(2) DDR = Double Data Rate. SDR = Single Data Rate. Refer to セクション 6.7 for specifications and relationships.

(3) Internal term—CMOS level internal termination. Refer to セクション 6.4 for differential termination specification.

(4) Dielectric Constant for the DMD FYE package is approximately 9.6. For the package trace lengths shown: Propagation Speed = $11.8 / \sqrt{9.6} = 3.808$ in/ns. Propagation Delay = 0.262 ns/in = 262 ps/in = 10.315 ps/mm.

(5) I = Input, O = Output, G = Ground

表 5-2. Power Pin Functions

PIN		TYPE (I/O/P) ⁽²⁾	SIGNAL	DESCRIPTION
NAME ⁽¹⁾	NO.			
VBIAS	A6, A7, A8, AA6, AA7, AA8	P	Analog	Supply voltage for positive Bias level of micromirror reset signal
VOFFSET	A3, A4, A25		Analog	Supply voltage for HVCMOS logic
	B26, L26, M26		Analog	Supply voltage for stepped high voltage at micromirror address electrodes
	N26, Z26, AA3, AA4		Analog	Supply voltage for positive Offset level of micromirror reset signal
VRESET	G1, H1, J1, R1, T1, U1		Analog	Supply voltage for negative Reset level of micromirror reset signal
VCC	A9, B3, B5, B12, C1, C6, C10, D4, D6, D8, E1, E2, E10, E15, E16, E17, F3, H2, K1, K3, M4, P1, P3, T2, V3, W1, W2, W6, W9, W10, W15, W16, W17, X3, X6, Y1, Y8, Y13, Z1, Z3, Z12, AA2, AA9, AA10		Analog	Supply voltage for LVCMOS core logic. Supply voltage for normal high level at micromirror address electrodes. Supply voltage for positive Offset level of micromirror reset signal during power-down sequence
VCCI	A16, A17, A18, A20, A21, A23, AA16, AA17, AA18, AA20, AA21, AA23		Analog	Supply voltage for LVDS receivers
VSS	A5, A10, A11, A19, A22, A24, B2, B4, B9, B13, B17, B20, B21, B24, C7, C15, C18, C21, C22, C26, D1, D3, D7, D10, D12, D14, D15, D16, D17, D18, D19, D20, D21, D22, D23, D26, E6, E8, E18, E19, E20, E21, E22, E26, F1, F2, F4, F23, F26, G23, G26, H3, H26, J26, K2, K4, K26, L1, M1, M2, M3, M23, M24, M25, N1, P2, P4, P26, R26, T3, T26, U23, U26, V1, V2, V4, V23, V26, W8, W18, W19, W20, W21, W22, W26, X1, X2, X7, X10, X12, X14, X15, X16, X17, X18, X19, X20, X21, X22, X23, X26, Y6, Y15, Y18, Y21, Y22, Y26, Z2, Z4, Z9, Z13, Z17, Z20, Z21, Z24, AA5, AA11, AA19, AA22, AA24		Analog	Device ground. Common return for all power

- (1) The following power supplies are required to operate the DMD: VCC, VCCI, VOFFSET, VBIAS, and VRESET. VSS must also be connected.
- (2) P = Power

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted). Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

		MIN	MAX	UNIT
SUPPLY VOLTAGES				
VCC	Supply voltage for LVCMOS core logic ⁽¹⁾	–0.5	4	V
VCCI	Supply voltage for LVDS receivers ⁽¹⁾	–0.5	4	V
VOFFSET	Supply voltage for HVCMOS and micromirror electrode ^{(1) (2)}	–0.5	9	V
VBIAS	Supply voltage for micromirror electrode ⁽¹⁾	–0.5	17	V
VRESET	Supply voltage for micromirror electrode ⁽¹⁾	–11	0.5	V
VCC – VCCI	Supply voltage change (absolute value) ⁽³⁾		0.3	V
VBIAS – VOFFSET	Supply voltage change (absolute value) ⁽⁴⁾		8.75	V
INPUT VOLTAGES				
	Input voltage for all other LVCMOS input pins ⁽¹⁾	–0.5	VCC + 0.15	V
	Input voltage for all other LVDS input pins ^{(1) (5)}	–0.5	VCCI + 0.15	V
V _{ID}	Input differential voltage (absolute value) ⁽⁶⁾		700	mV
I _{ID}	Input differential current ⁽⁶⁾		7	mA
CLOCKS				
f _{clock}	Clock frequency for LVDS interface, DCLK (all channels)		460	MHz
ENVIRONMENTAL				
T _{ARRAY} and T _{WINDOW}	Temperature, operating ⁽⁷⁾	0	90	°C
	Temperature: non-operating ⁽⁷⁾	–40	90	°C
T _{DELTA}	Absolute Temperature delta between any point on the window edge and the ceramic test point TP1 ⁽⁸⁾		30	°C
T _{DP}	Dew Point temperature, operating and non-operating (non-condensing)		81	°C

- (1) All voltages are referenced to common ground VSS. Supply voltages VCC, VCCI, VOFFSET, VBIAS, and VRESET are all required for proper DMD operation. VSS must also be connected.
- (2) VOFFSET supply transients must fall within specified voltages.
- (3) To prevent excess current, the supply voltage change |VCCI – VCC| must be less than specified limit.
- (4) To prevent excess current, the supply voltage change |VBIAS – VOFFSET| must be less than specified limit. Refer to [セクション 8](#) for additional information.
- (5) This maximum LVDS input voltage rating applies when each input of a differential pair is at the same voltage potential.
- (6) LVDS differential inputs must not exceed the specified limit or damage may result to the internal termination resistors
- (7) The highest temperature of the active array (as calculated by [セクション 7.6](#)) or of any point along the Window Edge as defined in [図 7-1](#). The locations of thermal test points TP2, TP3, TP4 and TP5 in [図 7-1](#) are intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, add a test point to that location.
- (8) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in [図 7-1](#). The window test points TP2, TP3, TP4, and TP5 in [図 7-1](#) are intended to result in the worst-case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.

6.2 Storage Conditions

Applicable for the DMD as a component or non-operational in a system.

		MIN	MAX	UNIT
T _{DMD}	DMD storage temperature	–40	80	°C
T _{DP-AVG}	Average dew point temperature (non-condensing) ⁽¹⁾		28	°C
T _{DP-ELR}	Elevated dew point temperature range (non-condensing) ⁽²⁾	28	36	°C

6.2 Storage Conditions (continued)

Applicable for the DMD as a component or non-operational in a system.

		MIN	MAX	UNIT
CT _{ELR}	Cumulative time in elevated dew point temperature range		24	Months

- (1) The average over time (including storage and operating) that the device is not in the "elevated dew point temperature range."
 (2) Limit exposure to dew point temperatures in the elevated range during storage and operation to less than a total cumulative time of CT_{ELR}.

6.3 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

		MIN	NOM	MAX	UNIT
SUPPLY VOLTAGES ^{(1) (2)}					
VCC	Supply voltage for LVCMOS core logic	3.15	3.3	3.45	V
VCCI	Supply voltage for LVDS receivers	3.15	3.3	3.45	V
VOFFSET	Supply voltage for HVCMOS and micromirror electrodes ⁽²⁾	8.25	8.5	8.75	V
VBIAS	Supply voltage for micromirror electrodes	15.5	16	16.5	V
VRESET	Supply voltage for micromirror electrodes	–9.5	–10	–10.5	V
VCCI–VCC	Supply voltage change (absolute value) ⁽³⁾		0	0.3	V
VBIAS–VOFFSET	Supply voltage change (absolute value) ⁽⁴⁾			8.75	V
LVCMOS PINS					
V _{IH}	High level Input voltage ⁽⁵⁾	1.7	2.5	VCC + 0.15	V
V _{IL}	Low level Input voltage ⁽⁵⁾	–0.3		0.7	V
I _{OH}	High level output current at V _{OH} = 2.4 V			–20	mA
I _{OL}	Low level output current at V _{OL} = 0.4 V			15	mA
t _{PWRDNZ}	PWRDNZ pulse width ⁽⁶⁾	10			ns
SCP INTERFACE					
f _{SCPCLK}	SCP clock frequency ⁽⁷⁾			500	kHz
t _{SCP_DS}	SCPDI clock setup time (before SCPCLK falling-edge) ⁽⁸⁾	800			ns
t _{SCP_DH}	SCPDI hold time (after SCPCLK falling-edge) ⁽⁸⁾	900			ns
t _{SCP_BYTE_INTERVAL}	Time between consecutive bytes	1			μs
t _{SCP_NEG_ENZ}	Time between falling edge of SCPENZ and the first rising edge of SCPCLK	30			ns
t _{SCP_PW_ENZ}	SCPENZ inactive pulse width (high level)	1			μs
t _{SCP_OUT_EN}	Time required for SCP output buffer to recover after SCPENZ (from tristate)			1.5	ns
f _{clock}	SCP circuit clock oscillator frequency ⁽⁹⁾	9.6		11.1	MHz


6.4 Recommended Operating Conditions (continued)

Over operating free-air temperature range (unless otherwise noted). The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by this table. No level of performance is implied when operating the device above or below these limits.

		MIN	NOM	MAX	UNIT
LVDS INTERFACE					
f_{clock}	Clock frequency for LVDS interface, DCLK (all channels)			400	MHz
$ V_{\text{ID}} $	Input differential voltage (absolute value) ⁽¹⁰⁾	100	400	600	mV
V_{CM}	Common mode ⁽¹⁰⁾		1200		mV
V_{LVDS}	LVDS voltage ⁽¹⁰⁾	0		2000	mV
$t_{\text{LVDS_RSTZ}}$	Time required for LVDS receivers to recover from PWRDNZ			10	ns
Z_{IN}	Internal differential termination resistance	95		105	Ω
Z_{LINE}	Line differential impedance (PWB/trace)	90	100	110	Ω
ENVIRONMENTAL					
T_{ARRAY}	Array temperature, long-term operational ^{(11) (12) (13)}	10		40 to 70 ⁽¹⁴⁾	$^{\circ}\text{C}$
	Array temperature, short-term operational ^{(12) (15)}	0		10	
T_{WINDOW}	Window temperature – operational ⁽¹⁶⁾			85	$^{\circ}\text{C}$
T_{DELTA}	Absolute temperature delta between any point on the window edge and the ceramic test point TP1. ^{(17) (18)}			26	$^{\circ}\text{C}$
$T_{\text{DP-AVG}}$	Average dew point temperature (non-condensing) ⁽¹⁹⁾			28	$^{\circ}\text{C}$
$T_{\text{DP-ELR}}$	Elevated dew point temperature range (non-condensing) ⁽²⁰⁾	28		36	$^{\circ}\text{C}$
CT_{ELR}	Cumulative time in elevated dew point temperature range			24	Months
L	Operating system luminance ⁽¹⁸⁾			4200	lm
ILL_{UV}	Illumination, wavelength < 395 nm ⁽¹¹⁾		0.68	2.0	mW/cm ²
ILL_{VIS}	Illumination, wavelength between 395 nm and 800 nm		Thermally Limited		
ILL_{IR}	Illumination, wavelength > 800 nm			10	mW/cm ²

- (1) Supply voltages VCC, VCCI, VOFFSET, VBIAS, and VRESET are all required for proper DMD operation. VSS must also be connected.
- (2) VOFFSET supply transients must fall within specified max voltages.
- (3) To prevent excess current, the supply voltage change $|V_{\text{CCI}} - V_{\text{CC}}|$ must be less than specified limit.
- (4) To prevent excess current, the supply voltage change $|V_{\text{BIAS}} - V_{\text{OFFSET}}|$ must be less than specified limit. Refer to [セクション 8](#) for additional information.
- (5) Tester conditions for V_{IH} and V_{IL} :
Frequency = 60 MHz. Maximum Rise Time = 2.5 ns at (20% to 80%)
Frequency = 60 MHz. Maximum Fall Time = 2.5 ns at (80% to 20%)
- (6) PWRDNZ input pin resets the SCP and disables the LVDS receivers. PWRDNZ input pin overrides SCPENZ input pin and tri-states the SCPDO output pin.
- (7) The SCP clock is a gated clock. Duty cycle shall be 50% $\pm$ 10%. SCP parameter is related to the frequency of DCLK.
- (8) Refer to [図 6-2](#).
- (9) SCP internal oscillator is specified to operate all SCP registers. For all SCP operations, DCLK is required.
- (10) Refer to [図 6-3](#), [図 6-4](#), and [図 6-5](#).
- (11) Simultaneous exposure of the DMD to the maximum [セクション 6.4](#) for temperature and UV illumination reduces device lifetime.
- (12) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in [図 7-1](#) and the package [thermal resistance](#) using the calculation in [セクション 7.6](#).
- (13) Long-term is defined as the average over the usable life.
- (14) Per [図 6-1](#), the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. See [セクション 7.7](#).
- (15) Array temperatures beyond those specified as long-term are recommended for short-term conditions only (power-up). Short-term is defined as cumulative time over the usable life of the device and is less than 500 hours.
- (16) The locations of thermal test points TP2, TP3, TP4 and TP5 in [図 7-1](#) are intended to measure the highest window edge temperature. For most applications, the locations shown are representative of the highest window edge temperature. If a particular application causes additional points on the window edge to be at a higher temperature, test points should be added to those locations.
- (17) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in [図 7-1](#). The window test points TP2, TP3, TP4, and TP5 shown in [図 7-1](#) are intended to result in the worst-case delta temperature. If a particular application causes another point on the window edge to result in a larger delta in temperature, that point should be used.

- (18) DMD is qualified at the combination of the maximum temperature and maximum lumens specified. Operation of the DMD outside of these limits has not been tested.
- (19) The average over time (including storage and operating) that the device is not in the 'elevated dew point temperature range'.
- (20) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT_{ELR} .



6-1. Recommended Maximum DMD Temperature—Derating Curve

6.5 Thermal Information

THERMAL METRIC ⁽¹⁾	DLP650NE	UNIT
	FYE Package	
	350 PINS	
Thermal resistance from active array to test point 1 (TP1)	0.6	°C/W

- (1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package where it can be removed by an appropriate heat sink. The heat sink and cooling system must be capable of maintaining the package within the temperature range specified in the [Recommended Operating Conditions](#).
The total heat load on the DMD is largely driven by the incident light absorbed by the active area; although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array.
Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	VCC = 3.3 V, I _{OH} = −20 mA	2.4			V
V _{OL}	Low -level output voltage	VCC = 3.45 V, I _{OL} = 15 mA	0.4			V
I _{IH}	High-level input current ^{(2) (3)}	VCC = 3.45 V, V _I = VCC	250			μA
I _{IL}	Low-level input current	VCC = 3.45 V, V _I = 0	−250			μA
I _{OZ}	High-impedance output current	VCC = 3.45 V	10			μA
I _{CC}	Supply current ⁽⁴⁾	VCC = 3.45 V	1100			mA
I _{CCI}		VCCI = 3.45 V	500			
I _{OFFSET}	Supply current ⁽⁵⁾	VOFFSET = 8.75 V	10			mA
I _{BIAS}		VBIAS = 16.5 V	10			
I _{RESET}	Supply current	VRESET = −10.5 V	10			mA
I _{TOTAL}		Total Sum	1650			
C _I	Input capacitance	f = 1 MHz	10			pF
C _O	Output capacitance	f = 1 MHz	10			pF
C _M	Reset group capacitance MBRST(14:0)	f = 1 MHz all inputs interconnected, (1920 x 1080) array	330			390 pF

- (1) All voltages are referenced to common ground VSS. Supply voltages VCC, VCCI, VOFFSET, VBIAS, and VRESET are all required for proper DMD operation. VSS must also be connected.
- (2) Applies to LVCMOS input pins only; excludes the LVDS pins and MBRST pins
- (3) LVCMOS input pins utilize an internal 18000-Ω passive resistor for pullup and pulldown configurations. Refer to [セクション 5](#) to determine the pullup or pulldown configuration used.
- (4) To prevent excess current, the supply voltage change |VCCI – VCC| must be less than specified limit.
- (5) To prevent excess current, the supply voltage change |VBIAS – VOFFSET| must be less than specified limit.

6.7 Timing Requirements

Over Recommended Operating Conditions (セクション 6.4) unless otherwise noted.⁽⁵⁾

DESCRIPTION ⁽¹⁾			MIN	TYP	MAX	UNIT
SCP INTERFACE ⁽²⁾						
t _r	Rise time	20% to 80% reference points			200	ns
t _f	Fall time	80% to 20% reference points			200	ns
LVDS INTERFACE ⁽²⁾						
t _r	Rise time	20% to 80%	100		400	ps
t _f	Fall time	80% to 20%	100		400	ps
LVDS CLOCKS ⁽³⁾						
t _c	Cycle time	DCLK_A, 50% to 50%	2.5			ns
		DCLK_B, 50% to 50%	2.5			
t _w	Pulse duration	DCLK_A, 50% to 50%	1.19	1.25		ns
		DCLK_B, 50% to 50%	1.19	1.25		
LVDS INTERFACE ⁽³⁾						
t _{su}	Setup time	D_A(15:0) before rising or falling edge of DCLK_A	0.1			ns
		D_B(15:0) before rising or falling edge of DCLK_B	0.1			
t _{su}	Setup time	SCTRL_A before rising or falling edge of DCLK_A	0.1			ns
		SCTRL_B before rising or falling edge of DCLK_B	0.1			
t _h	Hold time	D_A(15:0) after rising or falling edge of DCLK_A	0.4			ns
		D_B(15:0) after rising or falling edge of DCLK_B	0.4			
t _h	Hold time	SCTRL_A after rising or falling edge of DCLK_A	0.3			ns
		SCTRL_B after rising or falling edge of DCLK_B	0.3			
LVDS INTERFACE ⁽⁴⁾						
t _{skew}	Skew time	Channel B relative to Channel A ⁽⁴⁾	Channel A includes the following LVDS pairs: DCLK_AP and DCLK_AN SCTRL_AP and SCTRL_AN D_AP(15:0) and D_AN(15:0)	−1.25	1.25	ns
			Channel B includes the following LVDS pairs: DCLK_BP and DCLK_BN SCTRL_BP and SCTRL_BN D_BP(15:0) and D_BN(15:0)			


(1) Refer to セクション 5 for pin details.

(2) Refer to 図 6-6.

(3) Refer to 図 6-8.

(4) Refer to 図 6-9.


(5) Tested at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be considered.



Not to scale


Refer to the SCP Interface section of the *Recommended Operating Conditions* セクション 6.4.

図 6-2. SCP Timing Parameters

Refer to the LVDS Interface section of the *Recommended Operating Conditions* (セクション 6.4).

Refer to the Pin Functions table for the list of LVDS pins.


図 6-3. LVDS Voltage Definitions (References)



Not to scale

Refer to the LVDS Interface section of the *Recommended Operating Conditions* (セクション 6.4).


6-4. LVDS Voltage Parameters



Refer to the LVDS Interface section of the *Recommended Operating Conditions* (セクション 6.4).

Refer to the Pin Functions table for the list of LVDS pins.

6-5. LVDS Equivalent Input Circuit



Not to scale

Refer to the timing requirements.

Refer to the Pin Functions table for the list of LVDS pins and SCP pins.

6-6. Rise Time and Fall Time





FIG 6-7. Test Load Circuit for Output Propagation Measurement


For output timing analysis, the tester pin electronics and its transmission line effects must be considered. System design should use IBIS or other simulation tools to correlate the timing reference load to a system environment. See [FIG 6-7](#).



Not to scale

Refer to the LVDS Interface section in the timing requirements.

FIG 6-8. Timing Requirement Parameter Definitions



Not to scale
Refer to the LVDS Interface section in the timing requirements.

6-9. LVDS Interface Channel Skew Definition

6.8 Window Characteristics

PARAMETER	MIN	NOM
Window material		Corning Eagle XG
Window refractive index at wavelength 546.1 nm		1.5119
Window Transmittance, minimum within the wavelength range 420–680 nm. Applies to all angles 0–30° AOI. ^{(1) (2)}	97%	
Window Transmittance, average over the wavelength range 420–680 nm. Applies to all angles 30–45° AOI. ^{(1) (2)}	97%	

- (1) Single-pass through both surfaces and glass
(2) Angle of incidence (AOI) is the angle between an incident ray and the normal to a reflecting or refracting surface.

6.9 System Mounting Interface Loads

PARAMETER	MIN	NOM	MAX	UNIT
Condition 1: ⁽¹⁾				
• Thermal Interface area			11.3	kg
• Electrical Interface area			11.3	kg

- (1) Uniformly distributed within area shown in 6-10





FIG 6-10. System Mounting Interface Loads

6.10 Micromirror Array Physical Characteristics

		VALUE	UNIT
Number of active columns ⁽¹⁾	M	1920	micromirrors
Number of active rows ⁽¹⁾	N	1080	micromirrors
Micromirror (pixel) pitch ⁽¹⁾	P	7.56	μm
Micromirror active array width ⁽¹⁾	Micromirror Pitch × number of active columns	14.5152	mm
Micromirror active array height ⁽¹⁾	Micromirror Pitch × number of active rows	8.1648	mm
Micromirror active border ⁽²⁾	Pond of micromirrors (POM)	14	micromirrors /side

(1) See [FIG 6-11](#).

- (2) The structure and qualities of the border around the active array includes a band of partially functional micromirrors referred to as the pond of micromirrors (POM). These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.



Refer to [Micromirror Array Physical Characteristics](#) for M, N, and P specifications.


図 6-11. Micromirror Array Physical Characteristics

6.11 Micromirror Array Optical Characteristics

See [セクション 7.5](#) for important information.

PARAMETER		MIN	NOM	MAX	UNIT
Mirror tilt angle, variation device to device ^{(1) (2) (3) (4)}		11	12	13	°
Number of out-of-specification micromirrors ⁽⁵⁾	Adjacent micromirrors			0	micromirrors
	Non-adjacent micromirrors			10	

- (1) Measured relative to the plane formed by the overall micromirror array
(2) Variation can occur between any two individual micromirrors located on the same device or located on different devices.
(3) Additional variation exists between the micromirror array and the package datums. See the package drawing.
(4) See [図 6-12](#).
(5) An "out-of-specification micromirror" is defined as a micromirror that is unable to transition between the two landed states.



Refer to [Micromirror Array Physical Characteristics](#) for M, N, and P specifications.

6-12. Micromirror Landed Orientation and Tilt

6.12 Chipset Component Usage Specification

The DLP650NE is a component of one or more DLP chipsets. Reliable function and operation of the DLP650NE require that it is used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology is the TI technology and devices for operating or controlling a DLP DMD.

7 Detailed Description

7.1 Overview

DLP650NE is a 0.65-inch diagonal spatial light modulator which consists of an array of highly reflective aluminum micromirrors. Pixel array size and square grid pixel arrangement are shown in [図 6-11](#).

The DMD is an electrical input, optical output micro-electrical-mechanical system (MEMS). The electrical interface is low voltage differential signaling (LVDS), double data rate (DDR).

DLP650NE DMD consists of a two-dimensional array of 1-bit CMOS memory cells. The array is organized in a grid of M memory cell columns by N memory cell rows. Refer to the [Functional Block Diagram](#).

The positive or negative deflection angle of the micromirrors can be individually controlled by changing the address voltage of underlying CMOS addressing circuitry and micromirror reset signals (MBRST).


Each cell of the $M \times N$ memory array drives its true and complement ('Q' and 'QB') data to two electrodes underlying one micromirror, one electrode on each side of the diagonal axis of rotation. Refer to [セクション 6.11](#). The micromirrors are electrically tied to the micromirror reset signals (MBRST) and the micromirror array is divided into reset groups.

Electrostatic potentials between a micromirror and its memory data electrodes cause the micromirror to tilt toward the illumination source in a DLP projection system or away from it, thus reflecting its incident light into or out of an optical collection aperture. The positive (+) tilt angle state corresponds to an 'on' pixel, and the negative (–) tilt angle state corresponds to an 'off' pixel.

Refer to [Micromirror Array Optical Characteristics](#) for the $\pm$ tilt angle specifications. Refer to [セクション 5](#) for more information on micromirror reset control.

7.2 Functional Block Diagram

The main LVDS lines going to the DMD are connected via channel A and B. However, the LVDS lines come from channel C and D off the DLPC4430. Please refer to the DLPC4430 data sheet for more information.



For pin details on Channels A, B, C, and D, refer to [セクション 5](#) and LVDS Interface section of [Timing Requirements](#).

7.3 Feature Description

7.3.1 Power Interface

The DMD requires four DC voltage input signals.

- DMD_P3P3V
- VOFFSET
- VRESET
- VBIAS

The DMD_P3P3V signal is created by the power and motor driver of the DLPA100 device. It is used on the DMD board to create the other three DMD voltage inputs, as well as powering various peripherals (for example, TMP411, I²C, and TI level translators). The other signals (VOFFSET (8.5 V), VRESET (–10 V), and VBIAS (16.5 V)) are created by the TI PMIC TPS65145 device and are supplied to the DMD to control the micromirrors.

7.3.2 Timing

The data sheet provides a timing analysis as measured at the device pin. For an output timing analysis, the tester pin electronics and its transmission line effects must be considered. [Figure 6-7](#) shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. TI suggests that system designers use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC4430 digital display controller. See the [DLPC4430 DLP® Display Controller Data Sheet](#). Contact a TI applications engineer for more information.

7.5 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. System optical performance and image quality strongly relate to optical system design parameter trades offs. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

7.5.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area are the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The micromirror tilt angle defines DMD capability to separate the "ON" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle (and vice versa), objectionable artifacts in the display's border and/or active area could occur.

7.5.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

7.5.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view. The aperture is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. Design the illumination optical system to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system's optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

7.6 Micromirror Array Temperature Calculation




图 7-1. DMD Thermal Test Points

Micromirror array temperature cannot be measured directly, therefore it must be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The relationship between array temperature and the reference ceramic temperature (thermal test TP1 in 图 7-1) is provided by the following equations:

$$T_{\text{ARRAY}} = T_{\text{CERAMIC}} + (Q_{\text{ARRAY}} \times R_{\text{ARRAY-TO-CERAMIC}})$$

$$Q_{\text{ARRAY}} = Q_{\text{ELECTRICAL}} + Q_{\text{ILLUMINATION}}$$

$$Q_{\text{ILLUMINATION}} = (C_{\text{L2W}} \times \text{SL})$$

where

- T_{ARRAY} = Computed array temperature (°C)
- T_{CERAMIC} = measured ceramic temperature (°C), TP1 location in [Figure 7-1](#)
- $R_{\text{ARRAY-TO-CERAMIC}}$ = thermal resistance of package (specified in [Thermal Information](#)) from array to ceramic TP1 (°C/W)
- Q_{ARRAY} = total DMD Power on array (W). (electrical + absorbed)
- $Q_{\text{ELECTRICAL}}$ = Nominal DMD electrical power dissipation (W)
- C_{L2W} = Conversion constant for screen lumens to absorbed optical power on the DMD (W/lm) specified below
- SL = Measured ANSI screen lumens (lm)

The electrical power dissipation of the DMD is variable and depends on the voltages, data rates and operating frequencies. The nominal electrical power dissipation to use when calculating array temperature is 2.9 W. The absorbed optical power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. The equations shown above are valid for a 1-chip DMD system with total projection efficiency through the projection lens from DMD to the screen of 87%.

The conversion constant C_{L2W} is based on the DMD micromirror array characteristics. It assumes a spectral efficiency of 300 lm/W for the projected light and illumination distribution of 83.7% on the DMD active array, and 16.3% on the DMD array border and window aperture. The conversion constant is calculated to be 0.00293 W/lm.

Sample calculations:

$$T_{\text{CERAMIC}} = 55^{\circ}\text{C}$$

$$\text{SL} = 4200 \text{ lm}$$

$$Q_{\text{ELECTRICAL}} = 2.9 \text{ W}$$

$$C_{\text{L2W}} = 0.00293 \text{ W/lm}$$

$$Q_{\text{ARRAY}} = 2.9 \text{ W} + (0.00293 \times 4200) = 15.21 \text{ W}$$

$$T_{\text{ARRAY}} = 55^{\circ}\text{C} + (15.21 \text{ W} \times 0.6 \text{ C/W}) = 64.1^{\circ}\text{C}$$

7.7 Micromirror Landed-On or Landed-Off Duty Cycle

7.7.1 Definition of Micromirror Landed-On or Landed-Off Duty Cycle

The micromirror landed-on or landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the ON-state versus the amount of time the same micromirror is landed in the OFF-state.

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the ON-state 100% of the time (and in the OFF-state 0% of the time); whereas 0/100 would indicate that the pixel is in the OFF-state 100% of the time. Likewise, 50/50 indicates that the pixel is On 50% of the time and Off 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) always add to 100.

7.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

Individual DMD mirror duty cycles vary by application as well as the mirror location on the DMD within any specific application. DMD mirror useful life are maximized when every individual mirror within a DMD approaches 50/50 (or 1/1) duty cycle. Therefore, for the DLPC4430 and DLP650NE chipset, it is recommended that the DMD Idle Mode be enabled as often as possible. Examples are whenever the system is idle, the illumination is disabled, between sequential pattern exposures (if possible), or when the exposure pattern sequence is stopped for any reason. This software mode provides a 50/50 duty cycle across the entire DMD mirror array, where the mirrors are continuously flipped between the on and off states. Refer to the DLPC4430 Software Programmer's Guide for a description of the DMD Idle Mode command. For the DLPC910 and DLP650NE chipset, it is recommended that the controlling applications processor provide a 50/50 pattern sequence to the DLPC910 for display on the DLP650NE as often as possible, similar to the above examples stated for the DLPC4430. The pattern provides a 50/50 duty cycle across the entire DMD mirror array, where the mirrors are continuously flipped between the ON and OFF states.

7.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD Temperature and Landed Duty Cycle interact to affect the DMD usable life, and this interaction can be exploited to reduce the impact that an asymmetrical Landed Duty Cycle has on the usable life of the DMD. This is quantified in the de-rating curve shown in [Figure 6-1](#). The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the usable life).

In practice, this curve specifies the maximum operating DMD temperature at a given long-term average Landed Duty Cycle.

7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given time period, the Landed Duty Cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel operates under a 100/0 Landed Duty Cycle during that time period. Likewise, when displaying pure-black, the pixel operates under a 0/100 Landed Duty Cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the Landed Duty Cycle tracks one-to-one with the gray scale value, as shown in [Table 7-1](#).

表 7-1. Grayscale Value and Landed Duty Cycle

GRAYSCALE VALUE	LANDED DUTY CYCLE
0%	0/100
10%	10/90
20%	20/80
30%	30/70
40%	40/60
50%	50/50

**表 7-1. Grayscale Value and Landed Duty Cycle
(continued)**

GRAYSCALE VALUE	LANDED DUTY CYCLE
60%	60/40
70%	70/30
80%	80/20
90%	90/10
100%	100/0

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where *color cycle time* is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated in 式 1.

$$\text{Landed Duty Cycle} = (\text{Red_Cycle_}\% \times \text{Red_Scale_Value}) + (\text{Green_Cycle_}\% \times \text{Green_Scale_Value}) + (\text{Blue_Cycle_}\% \times \text{Blue_Scale_Value}) \quad (1)$$

where

- Red_Cycle_% represents the percentage of the frame time that Red is displayed to achieve the desired white point
- Green_Cycle_% represents the percentage of the frame time that Green is displayed to achieve the desired white point
- Blue_Cycle_%, represents the percentage of the frame time that Blue is displayed to achieve the desired white point

For example, assume that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the Landed Duty Cycle for various combinations of red, green, blue color intensities would be as shown in 表 7-2.

表 7-2. Example Landed Duty Cycle for Full-Color

CYCLE PERCENTAGE			Landed Duty Cycle
Red 50%	Green 20%	Blue 30%	
Red Scale Value	Green Scale Value	Blue Scale Value	
0%	0%	0%	0/100
100%	0%	0%	50/50
0%	100%	0%	20/80
0%	0%	100%	30/70
12%	0%	0%	6/94
0%	35%	0%	7/93
0%	0%	60%	18/82
100%	100%	0%	70/30
0%	100%	100%	50/50
100%	0%	100%	80/20
12%	35%	0%	13/87
0%	35%	60%	25/75
12%	0%	60%	24/76
100%	100%	100%	100/0

Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

Texas Instruments DLP technology is a micro-electro-mechanical systems (MEMS) technology that modulates light using a digital micromirror device (DMD). The DMD is a spatial light modulator, which reflects incoming light from an illumination source to one of two directions, towards the projection optics or collection optics. The large micromirror array size and ceramic package provides great thermal performance for bright display applications. Typical applications using the DLP650NE include home theater, digital signage, interactive display, low-latency gaming display, portable smart displays.



The following orderables have been replaced by the DLP650NE:

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)	MECHANICAL ICD
DLP650NET	FYE (350)	35.0 mm × 32.2 mm × 5.1 mm	2511543
1910-6232E	FYE (350)	35.0 mm × 32.2 mm × 5.1 mm	2511543
1910-6237E	FYE (350)	35.0 mm × 32.2 mm × 5.1 mm	2511543
1910-6239E	FYE (350)	35.0 mm × 32.2 mm × 5.1 mm	2511543
1910-623AE	FYE (350)	35.0 mm × 32.2 mm × 5.1 mm	2511543

8.2 Typical Application

The DLP650NE DMD combined with a DLPC4430 digital controller and DLPA100 power management device provides full HD resolution for bright, colorful display applications. A typical display system using the DLP650NE and additional system components can be seen in [Figure 8-1](#).



8-1. Typical DLPC4430 Application (LED, Top; LPCW, Bottom)

8.2.1 Design Requirements

A DLP650NE projection system is created by using the DMD chipset, including the DLP650NE, DLPC4430, and DLPA100. The DLP650NE DMD is the core imaging device in the display system and contains a 0.65-inch array of micromirrors. The DLPC4430 controller is the digital interface between the DMD and the rest of the system, taking digital input from front end receiver that converts the data from the source and using the converted data

for driving the DMD over a LVDS interface. The DLPA100 power management device provides voltage regulators for the DMD, controller, and illumination functionality.

Other core components of the display system include an illumination source, an optical engine for the illumination and projection optics, other electrical and mechanical components, and software. The illumination source options include lamp, LED, laser or laser phosphor. The type of illumination used and desired brightness affects the overall system design and size.

8.2.2 Detailed Design Procedure

For a complete DLP system, an optical module or light engine is required that contains the DLP650NE DMD, associated illumination sources, optical elements, and necessary mechanical components.

To ensure reliable operation, the DLP650NE DMD must always be used with the DLPC4430 display controllers and a DLPA100 PMIC driver.

8 Power Supply Requirements

8.1 DMD Power Supply Requirements

The following power supplies are all required to operate the DMD: VCC, VCCI, VOFFSET, VBIAS, and VRESET. VSS must also be connected. DMD power-up and power-down sequencing is strictly controlled by the DLPC4430 device.

注意

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability. VCC, VCCI, VOFFSET, VBIAS, and VRESET power supplies have to be coordinated during power-up and power-down operations. VSS must also be connected. Failure to meet any of the below requirements results in a significant reduction in the DMD's reliability and lifetime. Refer to [図 8-1](#).

8.2 DMD Power Supply Power-Up Procedure

- During power-up, VCC and VCCI must always start and settle before VOFFSET, VBIAS, and VRESET voltages are applied to the DMD.
- During power-up, it is a strict requirement that the change between VBIAS and VOFFSET must be within the specified limit shown in [Recommended Operating Conditions](#). During power-up, VBIAS does not have to start after VOFFSET.
- During power-up, there is no requirement for the relative timing of VRESET with respect to VOFFSET and VBIAS.
- Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements listed in the [Absolute Maximum Ratings](#) table, in the [Recommended Operating Conditions](#) table, and in the [DMD Power Supply Sequencing Requirements](#) section.
- During power-up, LVCMOS input pins must not be driven high until after VCC and VCCI have settled at operating voltages listed in the [Recommended Operating Conditions](#) table.

8.3 DMD Power Supply Power-Down Procedure

- During power-down, VCC and VCCI must be supplied until after VBIAS, VRESET, and VOFFSET are discharged to within the specified limit of ground. Refer to [表 8-1](#).
- During power-down, it is a strict requirement that the change between VBIAS and VOFFSET must be within the specified limit shown in the [Recommended Operating Conditions](#) table. During power-down, it is not mandatory to stop driving VBIAS prior to VOFFSET.
- During power-down, there is no requirement for the relative timing of VRESET with respect to VOFFSET and VBIAS.
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements listed in [Absolute Maximum Ratings](#), in [Recommended Operating Conditions](#), and in [図 8-1](#).
- During power-down, LVCMOS input pins must be less than specified in the [Recommended Operating Conditions](#) table.

EN_BIAS, EN_OFFSET, and EN_RESET are disabled by DLP controller software or PWRDNZ signal control →

Note 3

VBIAS, VOFFSET, and VRESET are disabled by DLP controller software →

Power Off →

RESET_OEZ

← Mirror Park Sequence
Note 6

PWRDNZ

VCC
VCCI

EN_BIAS
EN_OFFSET
EN_RESET


VBIAS

VOFFSET

VRESET

LVC MOS
Inputs

LVDS
Inputs



8-1. DMD Power Supply Sequencing Requirements

- A. To prevent excess current, the supply voltage change $|VBIAS - VOFFSET|$ must be less than specified in the *Recommended Operating Conditions* table. OEMs may find that the most reliable way to ensure this is to power VOFFSET prior to VBIAS during power-up and to remove VBIAS prior to VOFFSET during power-down.

- B. LVDS signals are less than the input differential voltage (VID) maximum specified in the [Recommended Operating Conditions](#) table.
During power-down, LVDS signals are less than the high level input voltage (VIH) maximum specified in the [Recommended Operating Conditions](#) table.
- C. When system power is interrupted, the DLP DLPC4430 initiates a hardware power-down that activates PWRDNZ and disables VBIAS, VRESET and VOFFSET after the micromirror park sequence. Software power-down disables VBIAS, VRESET, and VOFFSET after the micromirror park sequence through software control. For either case, enable signals EN_BIAS, EN_OFFSET, and EN_RESET are used to disable VBIAS, VOFFSET, and VRESET, respectfully.
- D. Refer to 表 8-1.
- E. Figure not to scale. Details have been omitted for clarity. Refer to the [Recommended Operating Conditions](#) table.
- F. EN_BIAS, EN_OFFSET, and EN_RESET are disabled by DLP controller software or PWRDNZ signal control.
- G. VBIAS, VOFFSET, and VRESET are disabled by DLP controller software.

表 8-1. DMD Power-Down Sequence Requirements

PARAMETER		MIN	MAX	UNIT
VBIAS	Supply voltage level during power-down sequence		4.0	V
VOFFSET			4.0	V
VRESET		–4.0	0.5	V

9 Device Documentation Support

9.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

9.2 Device Support

9.2.1 Device Nomenclature




図 9-1. Device Number Description

9.2.2 Device Markings

The device marking will include both human-readable information and a 2-dimensional matrix code. The human-readable information is described in 図 9-2. The 2-dimensional matrix code is an alpha-numeric character string that contains the DMD part number, Part 1 of Serial Number, and Part 2 of Serial Number. The first character of the DMD Serial Number (part 1) is the manufacturing year. The second character of the DMD Serial Number (part 1) is the manufacturing month. The last character of the DMD Serial Number (part 2) is the bias voltage bin letter.

Examples: *1910-623AE GHXXXXX LLLLLLM




図 9-2. DMD Marking

9.3 Documentation Support

9.3.1 Related Documentation

The following documents contain additional information related to the use of the DLP650NE device.

- [DLPC4430 Digital Controller Data Sheet](#)
- [TPS65145 Triple output LCD Supply with Linear Regulator and Power Good](#)
- [DLPA100 Power Management and Motor Driver](#)
- [DMD101: Introduction to Digital Micromirror Device \(DMD\) Technology](#)

9.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.5 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

9.6 Trademarks

TI E2E™ is a trademark of Texas Instruments.

DLP® is a registered trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.7 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.8 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
DLP650NEFYE	Active	Production	CPGA (FYE) 350	21 JEDEC TRAY (5+1)	Yes	NI-PD-AU	N/A for Pkg Type	0 to 70	
DLP650NEFYE.B	Active	Production	CPGA (FYE) 350	21 JEDEC TRAY (5+1)	Yes	NI-PD-AU	N/A for Pkg Type	0 to 70	


- (1) **Status:** For more details on status, see our [product life cycle](#).
- (2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- (3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- (4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TRAY




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DLP650NEFYE	FYE	CPGA	350	21	3 x 7	150	315	135.9	12190	43.9	25.8	26.85
DLP650NEFYE.B	FYE	CPGA	350	21	3 x 7	150	315	135.9	12190	43.9	25.8	26.85





VIEW E (SHEET 1)
DMD WINDOW AND ACTIVE ARRAY
SCALE 12:1

8

7

6

5

4

3

DWG NO

2511543

SH

4

1

D

D

C

C

B

B

A

A

3 PLACES INDICATED

A

D

DATUM PLANE 'E'

 10.000 ± 0.250 11.100 ± 0.250 350X $\phi 0.305 \pm 0.05$
 -0.025 PINS

$\phi 0.500$	D	E	F
$\phi 0.250$	D		

4 SYMBOLIZATION PAD

423

423

 (35.000) $25 \times 1.270 = 31.750$

15.875


DATUM PLANE 'F'

(PINS A1, A2, A12, A13, A14,
A15, A26, B1, AA1, AA12, AA13,
AA14, AA15, AA26 OMITTED)A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
T
U
V
W
X
Y
Z
AA $22 \times 1.270 = 27.940$

13.970

 (2.130) (32.200)

E

VIEW F-F (SHEET 1)
PINS AND SYMBOLIZATION PAD
SCALE 8/1DETAIL G (350 PLACES)
PIN & BRAZE DIMENSIONS
SCALE 40/1

DWN DATE

ISSUE DATE

SIZE

B

SCALE 4/1

DRAWING NO

2511543

REV

E

SHEET 4

8

7

6

5

4

3

2

1

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated