DDS39RF10 および DDS39RFS10、10.24GSPS~20.48GSPS デュアルおよびシン グル チャネル、マルチナイキスト ダイレクト デジタル シンセサイザ (DDS)

1 特長

- 16 ビット、10.24~20.48GSPS、マルチナイキスト DAC コア
- 最大入力データレート:
 - 16 ビット、シングル チャネル複合 I/Q:775MSPS
 - 16 ビット、デュアル チャネル複合 I/Q:388MSPS
- 出力帯域幅 (-3dB):12 GHz
- f_{OUT} = 2.997GHz、DES2XL モード、DEM/Dither off の場合の性能
 - ノイズ フロア (小信号):-153dBFS/Hz
 - SFDR (-0.1dBFS):76dBc
 - IMD3 (各トーン -7dBFS):-71dBc
 - 付加位相ノイズ、10kHz オフセット:-138dBc/Hz
- 4 つのデジタル アップコンバータ (DUC) を内蔵
 - 補間:4x、6x、8x、12x...256x
 - I/Q 出力用の複素ベースバンド DUC
 - デュアル チャネルのダイレクト RF サンプリングに 使用する、複素信号から実信号へのアップコンバ ージョン
 - 64 ビットの周波数分解能 NCO
- 高速周波数ホッピングに適した高速再構成インターフ エイス
 - 200MHz クロックの 4 ビット データ
 - 60ns での再構成 (32 ビット周波数)
 - 位相干渉を使用する任意の周波数ホッピング
- JESD204C インターフェイス
 - 最大 12.8Gbps で最大 2 レーン
 - Class C-S、Subclass-1 互換
 - 内部 AC カップリング コンデンサ
- SYSREF タイミング自動較正用の SYSREF ウィンドウ

2 アプリケーション

- 衛星通信 (SATCOM)
- フェーズドアレイアンテナシステム
- 合成開口レーダー (SAR) 励振器
- ワイヤレス通信テスター
- 任意波形ジェネレータ (AWG)
- 俊敏で低位相ノイズの LO 生成

3 概要

DDS39RF10 および RFS10 は、16 ビット分解能 D/A コ ンバータ (DAC) を搭載したデュアルおよびシングル チャ ネルのダイレクト デジタル シンセサイザのファミリです。こ のデバイスは、高いサンプリングレート、出力の周波数範 囲、64 ビットの NCO 周波数分解能、位相コヒーレンスを 備えた任意の周波数ホッピングにより、任意波形生成 (AWG) とダイレクト デジタル合成 (DDS) ができます。


これらのデバイスは、狭帯域直接 RF サンプリングまたは 複素ベースバンド信号生成に対して、補間 DAC としても 使用できます。最大入力データレートは、1 チャネルの場 合は 775MSPS、2 チャネルの場合は 388MSPS です。 これらのデバイスは、10GHz を超える搬送波周波数で、 最大 620MHz の信号帯域幅 (16 ビットの入力分解能) の 信号を生成でき、C バンド経由および X バンドへの直接 サンプリングが可能です。

JESD204B および JESD204C 互換のシリアル インター フェイスには、それぞれ最大 12.8Gbps に対応する 2 の レシーバ ペアがあります。インターフェイスは JESD204B および JESD204C Subclass-1 に準拠しており、 SYSREF を使用することで決定論的レイテンシとマルチ デバイス同期を実現します。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾
DDS39RF10 DDS39RFS10	FCBGA (256)	17mm x 17mm、 1mm ピッチ

- 詳細については、セクション 11 を参照してください。
- パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



ブロック図 (デュアル チャネル デバイス)



Table of Contents

1	特長1
2	アプリケーション1
3	概要1
4	Device Comparison2
	Pin Configuration and Functions3
6	Specifications7
	6.1 Absolute Maximum Ratings7
	6.2 ESD Ratings
	6.3 Recommended Operating Conditions8
	6.4 Thermal Information8
	6.5 Electrical Characteristics - DC Specifications9
	6.6 Electrical Characteristics - AC Specifications 11
	6.7 Electrical Characteristics - Power Consumption23
	6.8 Timing Requirements26
	6.9 Switching Characteristics27
	6.10 SPI and FRI Timing Diagrams29
	6.11 Typical Characteristics: Single Tone Spectra31
	6.12 Typical Characteristics: Dual Tone Spectra34
	6.13 Typical Characteristics: Power Dissipation and
	Supply Currents37

7 Detailed Description	40
7.1 Overview	40
7.2 Functional Block Diagrams	40
7.3 Feature Description	
7.4 Device Functional Modes	
7.5 Programming	<mark>77</mark>
8 Application and Implementation	138
8.1 Application Information	138
8.2 Typical Application	144
8.3 Power Supply Recommendations	151
8.4 Layout	
9 Device and Documentation Support	166
9.1ドキュメントの更新通知を受け取る方法	166
9.2 サポート・リソース	166
9.3 商標	
9.4 静電気放電に関する注意事項	
9.5 用語集	166
10 Revision History	166
11 Mechanical, Packaging, and Orderable	
Information	166

4 Device Comparison

Part Number	# Channels	Maximum Sample Rate	Radiation	JESD Interface	
Part Number	# Channels	(Single, Dual Edge)	SEL/SEFI	TID	JESD Interrace
DAC39RF10	2	10.24, 20.48GSPS	NA	NA	Yes
DAC39RFS10	1	10.24, 20.48GSPS	NA	NA	Yes
DAC39RF12	2	12, 24GSPS	NA	NA	Yes
DAC39RFS12	1	12, 24GSPS	NA	NA	Yes
DAC39RF10-EP	2	10.4, 20.8GSPS	NA	NA	Yes
DAC39RFS10-EP	1	10.4, 20.8GSPS	NA	NA	Yes
DAC39RF10-SP	2	10.4, 20.8GSPS	120MeV	300krad	Yes
DAC39RFS10-SP	1	10.4, 20.8GSPS	120MeV	300krad	Yes
DAC39RF10-SEP	2	10.4, 20.8GSPS	43MeV	30krad	Yes
DAC39RFS10-SEP	1	10.4, 20.8GSPS	43MeV	30krad	Yes
DDS39RF12	2	12, 24GSPS	NA	NA	2 lanes only
DDS39RFS12	1	12, 24GSPS	NA	NA	2 lanes only
DDS39RF10	2	10.24, 20.48GSPS	NA	NA	2 lanes only
DDS39RFS10	1	10.24, 20.48GSPS	NA	NA	2 lanes only
DAC39RF10EF	2	10.24, 20.48GSPS	NA	NA	Input rate limited
DAC39RFS10EF	1	10.24, 20.48GSPS	NA	NA	Input rate limited

5 Pin Configuration and Functions

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Α	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	AGND	AGND	DACOUTA+	DACOUTA-	AGND	VSSCLK	VSSCLK	А
В	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	AGND	AGND	AGND	AGND	AGND	VSSCLK	VSSCLK	В
С	DGND	DGND	VDDT	VDDT	VDDT	DGND	VDDT	VDDT	DGND	AGND	VEEAM18	VEEAM18	VEEAM18	AGND	VSSCLK	VSSCLK	С
D	DGND	DGND	VDDT	TXEN1	TXEN0	RESETB	SDO	SDI	VDDIO	AGND	VEEAM18	VEEAM18	VEEAM18	AGND	VSSCLK	CLK+	D
Ε	DGND	DGND	DGND	FRDI0	FRDI1	SCANEN	SCSB	SCLK	VDDIO	VSSCLK	VSSCLK	VDDCLK10	VSSCLK	VSSCLK	VSSCLK	CLK-	E
F	6SRX+	DGND	VDDT	FRCLK	FRDI2	DGND	VDDDIG	VDDEA	VDDEA	VDDLA	VDDCLK10	VSSCLK	VSSCLK	VSSCLK	VSSCLK	VSSCLK	F
G	6SRX-	DGND	VDDT	FRCSB	FRDI3	VDDT	DGND	VDDDIG	DGND	VSSCLK	VSSCLK	VSSCLK	AGND	VDDA18A	AGND	AGND	G
н	DGND	DGND	DGND	ALARM	VDDT	DGND	VDDDIG	DGND	DGND	VDDLA	VDDCLK10	VDDCLK18	VDDCLK18		AGND	RBI AS-	н
J	DGND	DGND	DGND	SYNCB	VDDT	DGND	VDDDIG	DGND	DGND	VDDLB	VDDCLK10	VDDSYS18	VDDSYS18	VDDA18B	EXTREF	RBIAS+	J
κ	14SRX+	DGND	VDDT	VDDR18	DGND	VDDT	DGND	VDDDIG	DGND	VSSCLK	VSSCLK	VSSCLK	AGND	VDDA18B	AGND	AGND	К
L	14SRX-	DGND	VDDT	VDDR18	DGND	DGND	VDDDIG	VDDEB	VDDEB	VDDLB	VDDCLK10	VSSCLK	VSSCLK	VSSCLK	VSSCLK	VSSCLK	L
М	DGND	DGND	DGND	VDDR18	RTEST	VDDT	DGND	VDDDIG	DGND	VSSCLK	VSSCLK	VDDCLK10	VSSCLK	VSSCLK	VSSCLK	SYSREF+	М
N	DGND	DGND	VDDT	VDDR18	DGND	ATEST	VDDDIG	DGND	VQPS	AGND	VEEBM18	VEEBM18	VEEBM18	AGND	VSSCLK	SYSREF-	N
Р	DGND	DGND	VDDT	VDDT	VDDT	DGND	VDDT	VDDT	VQPS	AGND	VEEBM18	VEEBM18	VEEBM18	AGND	VSSCLK	VSSCLK	Р
R	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	AGND	AGND	AGND	AGND	AGND	VSSCLK	VSSCLK	R
т	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	DGND	AGND	AGND	DACOUTB+	DACOUTB-	AGND	VSSCLK	VSSCLK	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	•

図 5-1. FCBGA Package, 256-Ball Flip Chip BGA with 1mm pitch (Top View)



表 5-1. Pin Functions

	PIN		20 3-1. Fill 1 unctions
NAME	NO.	TYPE	DESCRIPTION
DAC Outputs			
DACOUTA-	A13	0	DAC channel A analog output negative terminal. Output voltage must comply with DAC compliance voltage to maintain specified performance.
DACOUTA+	A12	0	DAC channel A analog output positive terminal. Output voltage must comply with DAC compliance voltage to maintain specified performance.
DACOUTB-	T13	0	DAC channel B analog output negative terminal. Output voltage must comply with DAC compliance voltage to maintain specified performance. Not available in single channel devices.
DACOUTB+	T12	0	DAC channel B analog output positive terminal. Output voltage must comply with DAC compliance voltage to maintain specified performance. Not available in single channel devices.
Differential Clo	ck and SYSREF Ir	nputs	
CLK-	E16	I	Device clock input negative terminal. There is an internal 100Ω differential termination between CLK+ and CLK–. This input is self-biased and should be AC coupled to the clock source.
CLK+	D16	I	Device clock input positive terminal. There is an internal 100Ω differential termination between CLK+ and CLK–. This input is self-biased and should be AC coupled to the clock source.
SYSREF-	N16	1	Differential JESD204C SYSREF input negative terminal. There is an internal 100Ω differential termination between SYSREF+ and SYSREF
SYSREF+	M16	1	Differential JESD204C SYSREF input negative terminal. There is an internal 100Ω differential termination between SYSREF+ and SYSREF
SerDes Interfa	ce	<u> </u>	
6SRX-	G1	1	Serdes Lane 6 negative input. Includes in package AC-coupling series capacitor and 100Ω internal termination to 6SRX+.
6SRX+	F1	I	Serdes Lane 6 positive input. Includes in package AC-coupling series capacitor and 100Ω internal termination to 6SRX
14SRX-	L1	I	Serdes Lane 14 negative input. Includes in package AC-coupling series capacitor and 100Ω internal termination to 14SRX+.
14SRX+	K1	I	Serdes Lane 14 positive input. Includes in package AC-coupling series capacitor and 100Ω internal termination to 14SRX
GPIO Function	S		
ALARM	H4	0	ALARM pin is asserted when an internal unmasked alarm is detected. Alarm mask is set by ALM_MASK register.
FRCLK	F4	ı	Fast reconfiguration interface clock.
FRCS	G4	I	Fast reconfiguration interface chip select. Internal pullup.
FRDI0	E4	1	Fast reconfiguration interface data bit 0.
FRDI1	E5	1	Fast reconfiguration interface data bit 1.
FRDI2	F5	I	Fast reconfiguration interface data bit 2.
FRDI3	G5	I	Fast reconfiguration interface data bit 3.
RESET	D6	I	Device reset input, active low. Must be toggled after power up. Internal pullup.
SCANEN	E6	I	TI use only, can be left unconnected. Internal pulldown.
SCLK	E8	I	Serial programming interface (SPI) clock input.
SCS	E7	I	Serial programming interface (SPI) device select input, active low. Internal pullup.
SDI	D8	1	Serial programming interface (SPI) data input.
SDO	D7	0	Serial programming interface (SPI) data output. High impedance when not reading out SPI data.
SYNC	J4	0	JESD204C SYNC output, active low.



表 5-1. Pin Functions (続き)

TXEN0 D5 I Transmit enable for channel A active high input. This pin must be enabled using register USE_TX_EN0. The DAC output is forced to midcode (0x0000 in 2's complement) when transmission is disabled. Internal pullup. TXEN1 D4 I USE_TX_EN1. The DAC output is forced to midcode (0x0000 in 2's complement) when transmission is disabled. Internal pullup. Analog functions ATEST N6 O Analog test pin for TI use. Should be left disconnected. EXTREF J15 I/O Reference voltage output or input, determined by the EXTREF_EN register field. If the internal reference is used, the ball should be tied through 0.1uF to AGND. RBIAS- H16 O Full-scale output current bias is set by the resistor tied from this terminal to RBIAS+. RTEST M5 O TI use only. Tie to AGND. Power Supplies VDDA18A G14 H14 I 1.8V supply voltage for DAC channel A. Can be combined with VDDA18B, but may degra channel-to-channel crosstalk (XTALK). VDDA18B J14 K14 I 1.8V supply voltage for DAC channel B. Can be combined with VDDA18A, but may degra channel-to-channel crosstalk (XTALK). VDDCLK10 F11 H11 J11 L11 E12 M12 V supply voltage for internal sampling clock distribution path. Noise or spurs on this suppl may degrade phase noise performance. Recommended to separate from VDDDIG and degrade phase noise performance. VDDCLK18 H12 H13 I 1.8V supply voltage for digital block. Recommended to separate from VDDDIG and degrade phase noise performance. VDDC M5 F8 F9 I 11 supply voltage for channel B. DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEA. VDDEA F8 F9 I 11 supply voltage for channel B DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEA. VDDEA F8 F9 I 11 supply voltage for channel B DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEA.		PIN	TYPE	DESCRIPTION
TXEN0 D5 I USE_TX_EN0. The DAC output is forced to midcode (0x0000 in 2's complement) when transmission is disabled. Internal pullup. TXEN1 D4 I USE_TX_EN1 The DAC output is forced to midcode (0x0000 in 2's complement) when transmission is disabled. Internal pullup. Analog functions Artest N6 O Analog test pin for TI use. Should be left disconnected. EXTREF J15 I/O Reference voltage output or input, determined by the EXTREF_EN register field. If the internal reference is used, the ball should be feel through 0.1 Life to AGND. RBIAS- H16 O Full-scale output current bias is set by the resistor tied from this terminal to RBIAS+. RBIAS- J16 O Full-scale output current bias is set by the resistor tied from this terminal to RBIAS+. RBIAS- J16 O Ti use only. Tie to AGND. Power Supplies VDDA18A G14 H14 I 1.8V supply voltage for DAC channel A. Can be combined with VDDA18A, but may degrate channel-to-channel crosstalia (XTALK). VDDA18B J14 K14 I 1.8V supply voltage for DAC channel B. Can be combined with VDDA18A, but may degrate channel-to-channel crosstalia (XTALK). VDDCLK10 F1H H11 J11 L11 I 1.8V supply voltage for DAC channel B. Can be combined with VDDA18A, but may degrate phase noise performance. Recommended to separate from VDDDIG and pay degrade phase noise performance. Recommended to separate from VDDDIG and pay degrade phase noise performance. Recommended to separate from VDDDIG and pay degrade phase noise performance. Recommended to separate from VDDDIG and pay degrade phase noise performance. Recommended to separate from VDDDIG best performance. VDDEA F8 F9 I 1.8V supply voltage for clock (CLK+/-) input buffer. Noise or spurs on this supply may degrade phase noise performance. Recommended to separate from VDDDIG best performance. VDDEA F8 F9 I 1.8V supply voltage for channel A DAC encoder. Recommended to separate from VDDDIG best performance. VDDEA F8 F9 I 1.8V supply voltage for channel B DAC encoder. Recommended to separate from VDDDIG best performance. VDDLA F10 H10 I 1.8V supply for CMCS inp	NAME	NO.	IIFE	DESCRIPTION
TXEN1 D4	TXEN0	D5	I	USE_TX_EN0. The DAC output is forced to midcode (0x0000 in 2's complement) when
ATEST N6 O Analog test pin for TI use. Should be left disconnected. EXTREF J15 WO Reference voltage output or input, determined by the EXTREF EN register field. If the internal reference is used, the ball should be tied through 0.1 to AGND. RBIAS- H16 O Full-scale output current bias is set by the resistor tied from this terminal to RBIAS+. RBIAS+ J16 O Full-scale output current bias is set by the resistor tied from this terminal to RBIAS+. RTEST M5 O TI use only. Tie to AGND. Power Supplies VDDA18A G14 H14 I SV supply voltage for DAC channel A. Can be combined with VDDA18B, but may degrate channel-to-channel crosstalk (XTALK). VDDA18B J14 K14 I SV supply voltage for DAC channel B. Can be combined with VDDA18A, but may degrate channel-to-channel crosstalk (XTALK). VDDCLK10 F11 H11 J11 L11 I SV supply voltage for internal sampling clock distribution path. Noise or spurs on this supply voltage for bace channel-to-channel crosstalk (XTALK). VDDCLK18 H12 H13 I SV supply voltage for internal sampling clock distribution path. Noise or spurs on this supply voltage for clock (CLK+/-) input buffer. Noise or spurs on this supply woltage for clock (CLK+/-) input buffer. Noise or spurs on this supply and degrade phase noise performance. VDDDA F8 F9 I SV supply voltage for digital block. Recommended to separate from VDDDA and VDDCA to best performance. Can be combined with VDDEB. VDDEB L8 L9 I SV supply voltage for channel A DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEA. VDDLA F10 H10 I SV supply voltage for channel B DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEA. VDDLA F10 H10 I SV supply voltage for channel B DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEA. VDDLA F10 H10 I SV supply voltage for SCREF (SYSREF) input buffer. Can be combined with VDDEA. VDDLA F10 H10 I SV supply voltage for SYSREF is sun continuously during operation to avoid noise and spur coupling and	TXEN1	D4	ı	USE_TX_EN1. The DAC output is forced to midcode (0x0000 in 2's complement) when
Reference voltage output or input, determined by the EXTREF_EN register field. If the internal reference is used, the ball should be tied through 0.1uF to AGND. RBIAS- H16 O Full-scale output current bias is set by the resistor tied from this terminal to RBIAS+. RBIAS+ J16 O Full-scale output current bias is set by the resistor tied from this terminal to RBIAS+. RTEST M5 O TI use only. Tie to AGND. Power Supplies VDDA18A G14 H14 I 1.8V supply voltage for DAC channel A. Can be combined with VDDA18B, but may degra channel-to-channel crosstalk (XTALK). VDDA18B J14 K14 I 1.8V supply voltage for DAC channel B. Can be combined with VDDA18A, but may degra channel-to-channel crosstalk (XTALK). VDDCLK10 F11 H11 J11 L11 I 1.8V supply voltage for DAC channel B. Can be combined with VDDA18A, but may degra channel-to-channel crosstalk (XTALK). VDDCLK10 H12 H13 I 1.8V supply voltage for internal sampling clock distribution path. Noise or spurs on this supplied by the properties of the properti	Analog function	าร		
RBIAS- H16 O Full-scale output current bias is set by the resistor tied from this terminal to RBIAS+. RTEST M5 O Tl use only. Tie to AGND. Power Supplies VDDA18A G14 H14 I 1.8V supply voltage for DAC channel A. Can be combined with VDDA18B, but may degrac channel-to-channel crosstalk (XTALK). VDDA18B J14 K14 I 1.8V supply voltage for DAC channel B. Can be combined with VDDA18B, but may degrac channel-to-channel crosstalk (XTALK). VDDCLK10 F11 H11 J11 L11 E12 M12 I V supply voltage for DAC channel B. Can be combined with VDDA18A, but may degrac channel-to-channel crosstalk (XTALK). VDDCLK18 H12 H13 I S.V supply voltage for DAC channel B. Can be combined with VDDA18A, but may degrac channel-to-channel crosstalk (XTALK). VDDCLK18 H12 H13 I S.V supply voltage for channel as mapling clock distribution path. Noise or spurs on this suppl may degrade phase noise performance. Recommended to separate from VDDDIG and VDDA for best performance. VDDC F7 H7 J7 L7 N7 S6 K8 M8 VDDEA F8 F9 I V supply voltage for channel A DAC encoder. Recommended to separate from VDDA and VDDCLK1 best performance. VDDEA F8 F9 I V supply voltage for channel A DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEB. VDDEA F8 F9 I V supply voltage for channel B DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEB. VDDLA F10 H10 I V supply for DAC analog latch for channel A. Separate from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLA for best performance. VDDLA F10 H10 I V supply voltage for SYSREF (SYSREF+/-) input buffer. Can be combined with vDDEA. VDDLA SA	ATEST	N6	0	Analog test pin for TI use. Should be left disconnected.
RBIAS+ J16 O Full-scale output current bias is set by the resistor tied from this terminal to RBIAS RTEST M5 O TI use only. Tie to AGND. Power Supplies VDDA18A G14 H14 I 1.8V supply voltage for DAC channel A. Can be combined with VDDA18B, but may degrat channel-to-channel crosstalk (XTALK). VDDA18B J14 K14 I 1.8V supply voltage for DAC channel B. Can be combined with VDDA18A, but may degrat channel-to-channel crosstalk (XTALK). VDDCLK10 F11 H11 J11 L11 E12 M12 I 1.8V supply voltage for Internal sampling clock distribution path. Noise or spurs on this supply may degrade phase noise performance. Recommended to separate from VDDDIG and VDDA for best performance. VDDCLK18 H12 H13 I 1.8V supply voltage for clock (CLK+/-) input buffer. Noise or spurs on this supply may degrade phase noise performance. VDDDIG F7 H7 J7 L7 N7 G8 K8 M8 I 1.8V supply voltage for clock (CLK+/-) input buffer. Noise or spurs on this supply may degrade phase noise performance. VDDEA F8 F9 I 1.8V supply voltage for channel A DAC encoder. Recommended to separate from VDDDIG best performance. In the property of the property o	EXTREF	J15	I/O	
POWER Supplies VDDA18A G14 H14 I 1.8V supply voltage for DAC channel A. Can be combined with VDDA18B, but may degrate channel-to-channel crosstalk (XTALK). VDDA18B J14 K14 I 1.8V supply voltage for DAC channel B. Can be combined with VDDA18B, but may degrate channel-to-channel crosstalk (XTALK). VDDCLK10 F11 H11 J11 L11 E12 M12 I 1.8V supply voltage for Internal sampling clock distribution path. Noise or spurs on this supply may degrade phase noise performance. Recommended to separate from VDDDIG and VDDA for best performance. VDDCLK18 H12 H13 I 1.8V supply voltage for clock (CLK+/-) input buffer. Noise or spurs on this supply may degrade phase noise performance. VDDDIG F7 H7 J7 L7 N7 G8 K8 M8 I 1.8V supply voltage for clock (CLK+/-) input buffer. Noise or spurs on this supply may degrade phase noise performance. VDDEA F8 F9 I 1.8V supply voltage for digital block. Recommended to separate from VDDDIG best performance. VDDEB L8 L9 I 1.8V supply voltage for channel A DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEA. VDDLA F10 H10 I 1.8V supply for DAC analog latch for channel A. Separate from VDDLB for best channel-to-channel crosstalk (XTALK). Must be separate from VDDLG for best performance. VDDLB J10 L10 I 1.8V supply for DAC analog latch for channel B. Separate from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLG for best performance. VDDR18 K4 L4 M4 N4 I 1.8V supply voltage for SYSREF is disabled during normal operation. This supply should be separate from VDDLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDLK18 when SYSREF is disabled during normal operation to avoid noise and spur coupling and reduced phase noise performance. VEEAM18 C11 D11 C12 D12 I -1.8V supply voltage for DAC current sour	RBIAS-	H16	0	Full-scale output current bias is set by the resistor tied from this terminal to RBIAS+.
Power Supplies VDDA18A G14 H14 I	RBIAS+	J16	0	Full-scale output current bias is set by the resistor tied from this terminal to RBIAS
VDDA18A G14 H14	RTEST	M5	0	TI use only. Tie to AGND.
VDDA18A J14 K14 I channel-to-channel crosstalk (XTALK). VDDA18B J14 K14 J L8V supply voltage for DAC channel B. Can be combined with VDDA18A, but may degrac channel-to-channel crosstalk (XTALK). VDDCLK10 F11 H11 J11 L11 E12 M12 J V supply voltage for internal sampling clock distribution path. Noise or spurs on this suppring your degrade phase noise performance. Recommended to separate from VDDDIG and VDDA for best performance. VDDCLK18 H12 H13 J 1.8V supply voltage for clock (CLK+/-) input buffer. Noise or spurs on this supply may degrade phase noise performance. VDDDIG F7 H7 J7 L7 N7 G8 K8 M8 J V supply voltage for clock (CLK+/-) input buffer. Noise or spurs on this supply may degrade phase noise performance. VDDEA F8 F9 J V supply voltage for clock (CLK+/-) input buffer. Noise or spurs on this supply may degrade phase noise performance. VDDEA F8 F9 J V supply voltage for clock (CLK+/-) input buffer. Noise or spurs on this supply may degrade phase noise performance. VDDEA F8 F9 J V supply voltage for channel A DAC encoder. Recommended to separate from VDDDA and VDDCLK best performance. Can be combined with VDDEB. VDDEB L8 L9 J V supply voltage for channel A DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEA. VDDLA F10 H10 J V supply voltage for cMOS input and output terminals. VDDLA F10 H10 J V supply for DAC analog latch for channel B. Separate from VDDLB for best channel-to-channel crosstalk (XTALK). Must be separated from VDDDIG for best performance. VDDR18 K4 L4 M4 N4 J 18 V supply voltage for SerDes receivers. J 18 V supply voltage for SYSREF is disabled during normal operation. This supply separate from VDDCLK18 when SYSREF is disabled during normal operation. This supply separate from VDDCLK18 when SYSREF is disabled during normal operation. This supply separate from VDDCLK18 when SYSREF is disabled during normal operation. This supply separate from VDDCLK18 when SYSREF is disabled during normal operation. This supply separ	Power Supplies	S		
VDDCLK10 F11 H11 J11 L11 E12 M12 VDDCLK18 F11 H11 J11 L11 E12 M12 VDDCLK18 H12 H13 VDDCLK18 H12 H13 VDDCLK18 H12 H13 VDDA for best performance. Recommended to separate from VDDDIG and VDDA for best performance. VDDA for best performance. 1	VDDA18A	G14 H14	I	1.8V supply voltage for DAC channel A. Can be combined with VDDA18B, but may degrade channel-to-channel crosstalk (XTALK).
VDDCLK10 F1813 11 E12 M12 I may degrade phase noise performance. Recommended to separate from VDDDIG and VDDA for best performance. VDDCLK18 H12 H13 I .8V supply voltage for clock (CLK+/-) input buffer. Noise or spurs on this supply may degrade phase noise performance. VDDDIG F7 H7 J7 L7 N7 G8 K8 M8 I .8V supply voltage for clock (CLK+/-) input buffer. Noise or spurs on this supply may degrade phase noise performance. VDDEA F8 F9 I .8V supply voltage for channel A DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEB. VDDEB L8 L9 I .8V supply voltage for channel B DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEA. VDDIO D9 E9 I .8V supply for CMOS input and output terminals. VDDLA F10 H10 I .8V supply for DAC analog latch for channel A. Separate from VDDLB for best channel-to-channel crosstalk (XTALK). Must be separated from VDDDIG for best performance. VDDR18 K4 L4 M4 N4 I .8V supply voltage for SerDes receivers. VDDSYS18 J12 J13 I .8V supply voltage for SYSREF (SYSREF+/-) input buffer. Can be combined with VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is disabled during normal operation to avoid noise and spur coupling and reduced phase noise performance. VDDT C3 D3 F3 G3 K3	VDDA18B	J14 K14	I	1.8V supply voltage for DAC channel B. Can be combined with VDDA18A, but may degrade channel-to-channel crosstalk (XTALK).
degrade phase noise performance. VDDDIG F7 HT JT LT NT G8 K8 M8 F8 F9 I V supply voltage for digital block. Recommended to separate from VDDA and VDDCLK1 best performance. VDDEA F8 F9 I V supply voltage for channel A DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEB. VDDEB L8 L9 I V supply voltage for channel B DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEA. VDDIO D9 E9 I 1.8V supply voltage for channel B DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEA. VDDLA F10 H10 I 1.8V supply for DAC analog latch for channel A. Separate from VDDLB for best channel-to-channel crosstalk (XTALK). Must be separate from VDDDIG for best performance. VDDLB J10 L10 I 1.8V supply for DAC analog latch for channel B. Separate from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDDIG for best performance. VDDR18 K4 L4 M4 N4 I 1.8V supply voltage for SerDes receivers. 1.8V supply voltage for SYSREF (SYSREF+/-) input buffer. Can be combined with VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate fr	VDDCLK10		I	
VDDEA F8 F9 I 1V supply voltage for channel A DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEB. VDDEB L8 L9 I 1V supply voltage for channel B DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEA. VDDIO D9 E9 I 1.8V supply for CMOS input and output terminals. VDDLA F10 H10 I 1V supply for DAC analog latch for channel A. Separate from VDDLB for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLB for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDLA for best performance. VDDR18 K4 L4 M4 N4 I 1.8V supply voltage for SerDes receivers. 1.8V supply voltage for SerDes fercivers. 1.8V supply should be separate from VDDLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is disabled during normal operation to avoid noise and spur coupling and reduced phase noise performance. VDDT C3 D3 F3 G3 K3 L3 N3 P3 C4 P4 C5 H5 J5 P5 G6 K6 M6 C7 P7 C8 P8 I V Supply voltage for DAC current source bias for channel A. Can be combined with VEEBM18 VEEBM18 N11 P11 N12 P12 N13 P13 I -1.8V supply voltage for DAC current source bias for channel B. Can be combined with VEEAM18, but may degrade channel-to-channel crosstalk (XTALK).	VDDCLK18	H12 H13	I	
best performance. Can be combined with VDDEB. VDDEB L8 L9 I 1V supply voltage for channel B DAC encoder. Recommended to separate from VDDDIG best performance. Can be combined with VDDEA. VDDIO D9 E9 I 1.8V supply for CMOS input and output terminals. VDDLA F10 H10 I 1V supply for DAC analog latch for channel A. Separate from VDDLB for best channel-to-channel crosstalk (XTALK). Must be separated from VDDDIG for best performance. VDDLB J10 L10 I 1V supply for DAC analog latch for channel B. Separate from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDDIG for best performance. VDDR18 K4 L4 M4 N4 I 1.8V Supply voltage for SerDes receivers. 1.8V supply voltage for SYSREF (SYSREF+/-) input buffer. Can be combined with VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is run continuously during operation to avoid noise and spur coupling and reduced phase noise performance. VDDT C3 D3 F3 G3 K3 L3 N3 P3 C4 P4 C5 H5 J5 P5 G6 K6 M6 C7 P7 C8 P8 VEEAM18 C11 D11 C12 D12 C13 D13 I -1.8V supply voltage for DAC current source bias for channel A. Can be combined with VEEBM18, but may degrade channel-to-channel crosstalk (XTALK).	VDDDIG		I	1V supply voltage for digital block. Recommended to separate from VDDA and VDDCLK for best performance.
VDDIO D9 E9 I 1.8V supply for CMOS input and output terminals. VDDLA F10 H10 I 1V supply for DAC analog latch for channel A. Separate from VDDLB for best channel-to-channel crosstalk (XTALK). Must be separated from VDDDIG for best performance. VDDLB J10 L10 I 1V supply for DAC analog latch for channel B. Separate from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDDIG for best performance. VDDR18 K4 L4 M4 N4 I 1.8V supply voltage for SerDes receivers. VDDSYS18 J12 J13 I 1.8V supply voltage for SYSREF (SYSREF+/-) input buffer. Can be combined with VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is run continuously during operation to avoid noise and spur coupling and reduced phase noise performance. VDDT C3 D3 F3 G3 K3 L3 N3 P3 C4 P4 C5 H3 J5 P5 G6 R6 M6 C7 P7 C8 P8 I IV Supply voltage for SerDes termination. VEEAM18 C11 D11 C12 D12 C13 D13 I -1.8V supply voltage for DAC current source bias for channel A. Can be combined with VEEBM18, but may degrade channel-to-channel crosstalk (XTALK). VEEBM18 N11 P11 N12 P12 N13 P13 I -1.8V supply voltage for DAC current source bias for channel B. Can be combined with VEEAM18, but may degrade channel-to-channel crosstalk (XTALK).	VDDEA	F8 F9	I	1V supply voltage for channel A DAC encoder. Recommended to separate from VDDDIG for best performance. Can be combined with VDDEB.
VDDLA F10 H10 I 1V supply for DAC analog latch for channel A. Separate from VDDLB for best channel-to-channel crosstalk (XTALK). Must be separated from VDDDIG for best performance. VDDLB J10 L10 I 1V supply for DAC analog latch for channel B. Separate from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDDIG for best performance. VDDR18 K4 L4 M4 N4 I 1.8V supply voltage for SerDes receivers. I 1.8V supply voltage for SYSREF (SYSREF+/-) input buffer. Can be combined with VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is run continuously during operation to avoid noise and spur coupling and reduced phase noise performance. VDDT C3 D3 F3 G3 K3 L3 N3 P3 C4 P4 C5 H5 J5 P5 G6 K6 M6 C7 P7 C8 P8 VEEAM18 C11 D11 C12 D12 C13 D13 I -1.8V supply voltage for DAC current source bias for channel A. Can be combined with VEEBM18, but may degrade channel-to-channel crosstalk (XTALK). VEEBM18 N11 P11 N12 P12 N13 P13 I -1.8V supply voltage for DAC current source bias for channel B. Can be combined with VEEAM18, but may degrade channel-to-channel crosstalk (XTALK).	VDDEB	L8 L9	I	1V supply voltage for channel B DAC encoder. Recommended to separate from VDDDIG for best performance. Can be combined with VDDEA.
VDDLAF10 H10Ichannel crosstalk (XTALK). Must be separated from VDDDIG for best performance.VDDLBJ10 L10I1V supply for DAC analog latch for channel B. Separate from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDDIG for best performance.VDDR18K4 L4 M4 N4I1.8V Supply voltage for SerDes receivers.VDDSYS18J12 J13I1.8V supply voltage for SYSREF (SYSREF+/-) input buffer. Can be combined with VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is run continuously during operation to avoid noise and spur coupling and reduced phase noise performance.VDDTC3 D3 F3 G3 K3 L3 N3 P3 C4 P4 C5 H5 J5 P5 G6 K6 M6 C7 P7 C8 P8I1V Supply voltage for SerDes termination.VEEAM18C11 D11 C12 D12 C13 D13I-1.8V supply voltage for DAC current source bias for channel A. Can be combined with VEEBM18, but may degrade channel-to-channel crosstalk (XTALK).VEEBM18N11 P11 N12 P12 N13 P13I-1.8V supply voltage for DAC current source bias for channel B. Can be combined with VEEAM18, but may degrade channel-to-channel crosstalk (XTALK).	VDDIO	D9 E9	I	1.8V supply for CMOS input and output terminals.
Constant of the separated from VDDDIG for best performance. VDDR18 K4 L4 M4 N4 I 1.8V Supply voltage for SerDes receivers. VDDSYS18 J12 J13 I 1.8V Supply voltage for SYSREF (SYSREF+/-) input buffer. Can be combined with VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is run continuously during operation to avoid noise and spur coupling and reduced phase noise performance. VDDT C3 D3 F3 G3 K3 L3 N3 P3 C4 P4 C5 H5 J5 P5 G6 K6 M6 C7 P7 C8 P8 VEEAM18 C11 D11 C12 D12 C13 D13 I -1.8V supply voltage for DAC current source bias for channel A. Can be combined with VEEBM18, but may degrade channel-to-channel crosstalk (XTALK). VEEBM18 N11 P11 N12 P12 N13 P13 I -1.8V supply voltage for DAC current source bias for channel B. Can be combined with VEEAM18, but may degrade channel-to-channel crosstalk (XTALK).	VDDLA	F10 H10	I	1V supply for DAC analog latch for channel A. Separate from VDDLB for best channel-to-channel crosstalk (XTALK). Must be separated from VDDDIG for best performance.
VDDSYS18 J12 J13 I 1.8V supply voltage for SYSREF (SYSREF+/-) input buffer. Can be combined with VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is run continuously during operation to avoid noise and spur coupling and reduced phase noise performance. VDDT C3 D3 F3 G3 K3 L3 N3 P3 C4 P4 C5 H5 J5 P5 G6 K6 M6 C7 P7 C8 P8 VEEAM18 C11 D11 C12 D12 C13 D13 I -1.8V supply voltage for DAC current source bias for channel A. Can be combined with VEEBM18, but may degrade channel-to-channel crosstalk (XTALK). VEEBM18 N11 P11 N12 P12 N13 P13 I -1.8V supply voltage for DAC current source bias for channel B. Can be combined with VEEAM18, but may degrade channel-to-channel crosstalk (XTALK).	VDDLB	J10 L10	I	1V supply for DAC analog latch for channel B. Separate from VDDLA for best channel-to-channel crosstalk (XTALK). Must be separated from VDDDIG for best performance.
VDDSYS18 J12 J13 I VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is run continuously during operation to avoid noise and spur coupling and reduced phase noise performance. VDDT C3 D3 F3 G3 K3 L3 N3 P3 C4 P4 C5 H5 J5 P5 G6 K6 M6 C7 P7 C8 P8 VEEAM18 C11 D11 C12 D12 C13 D13 I —1.8V supply voltage for DAC current source bias for channel A. Can be combined with VEEBM18, but may degrade channel-to-channel crosstalk (XTALK). VEEBM18 N11 P11 N12 P12 N13 P13 I —1.8V supply voltage for DAC current source bias for channel B. Can be combined with VEEAM18, but may degrade channel-to-channel crosstalk (XTALK).	VDDR18	K4 L4 M4 N4	I	1.8V Supply voltage for SerDes receivers.
VDDT L3 N3 P3 C4 P4 C5 H5 J5 P5 G6 K6 M6 C7 P7 C8 P8 VEEAM18 C11 D11 C12 D12 C13 D13 I	VDDSYS18	J12 J13	I	VDDCLK18 when SYSREF is disabled during normal operation. This supply should be separate from VDDCLK18 when SYSREF is run continuously during operation to avoid
VEEBM18 C13 D13 VEEBM18, but may degrade channel-to-channel crosstalk (XTALK). VEEBM18 N11 P11 N12 P12 N13 P13 I VEEAM18, but may degrade channel-to-channel crosstalk (XTALK). -1.8V supply voltage for DAC current source bias for channel B. Can be combined with VEEAM18, but may degrade channel-to-channel crosstalk (XTALK).	VDDT	L3 N3 P3 C4 P4 C5 H5 J5 P5 G6 K6 M6 C7 P7 C8	I	1V Supply voltage for SerDes termination.
N13 P13 VEEAM18, but may degrade channel-to-channel crosstalk (XTALK).	VEEAM18		I	
VQPS N9 P9 I TI use only. Can be tied to DGND during normal operation.	VEEBM18		I	
	VQPS	N9 P9	I	TI use only. Can be tied to DGND during normal operation.



表 5-1. Pin Functions (続き)

	PIN	TVDE	DESCRIPTION
NAME	NO.	TYPE	DESCRIPTION
AGND	A10 B10 C10 D10 N10 P10 R10 T10 A11 B11 R11 T11 B12 R12 B13 G13 K13 R13 A14 B14 C14 D14 N14 P14 R14 T14 G15 H15 K15 G16 K16	-	Analog ground.
DGND	A1 B1 C1 D1 E1 H1 J1 M1 N1 P1 R1 T1 A2 B2 C2 D2 E2 F2 G2 H2 J2 K2 L2 M2 N2 P2 R2 T2 A3 B3 E3 H3 J3 M3 R3 T3 A4 B4 R4 T4 A5 B5 K5 L5 N5 R5 T5 A6 B6 C6 F6 H6 J6 L6 P6 R6 T6 A7 B7 G7 K7 M7 R7 T7 A8 B8 H8 J8 N8 R8 T8 A9 B9 C9 G9 H9 J9 K9 M9 R9 T9	-	Digital ground.
VSSCLK	E10 G10 K10 M10 E11 G11 K11 M11 F12 G12 K12 L12 E13 F13 L13 M13 E14 F14 L14 M14 A15 B15 C15 D15 E15 F15 L15 M15 N15 P15 R15 T15 A16 B16 C16 F16 L16 P16 R16 T16	-	Clock ground.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
	Supply voltage range, VDDA18A, VDDA18B ⁽²⁾	-0.3	2.45	V
	Supply voltage range, VEEAM18, VEEBM18 ⁽²⁾	-2.0	0.3	V
	Supply voltage range, VDDCLK18, VDDSYS18 ⁽³⁾	-0.3	2.45	V
Supply voltage range /oltage between any combination o	Supply voltage range, VDDLB, VDDLA, VDDCLK10 ⁽³⁾	-0.3	1.3	V
	Supply voltage range, VDDIO, VQPS, VDDR18 ⁽⁴⁾	-0.3	2.45	V
	Supply voltage range, VDDDIG, VDDEB, VDDEA, VDDT ⁽⁴⁾	-0.3	1.3	V
Voltage between any combination of AGND, DGND and VSSCLK	Voltage between any combination of AGND, DGND and VSSCLK	-0.1	0.1	V
	CLK+, CLK-, SYSREF+, SYSREF-(3)	-0.3	VDDCLK18+0.3	
Voltage applied to input pins	6SRX-/+, 14SRX-/+ AC Voltage		1.6	
	6SRX-/+, 14SRX-/+ DC Voltage to GND	-5	5	V
voltage applied to input pills	SCLK, SCS, SDI, RESET, SYNC, SCANEN, TXEN[0:1], FRDI[0:3], FRCLK, FRCS, SYNC (4)	-0.3	VDDIO+0.3	·
	EXTREF ⁽²⁾	-0.3	VDDA18A + 0.3	
	DACOUTA+, DACOUTA-(2)	-0.3	VDDA18A + 0.5	
Valtage at autout pine	DACOUTB+, DACOUTB-(2)	-0.3	VDDA18B + 0.5	V
voltage at output piris	ATEST, RBIAS-/+ ⁽²⁾	-0.5	VDDA18B + 0.3	V
	SDI, SDO, ALARM ⁽⁴⁾	-0.5	VDDIO + 0.3	
Peak input current (any input)		-20	20	mA
•	ute value of all currents forced in or out, not ACOUTA+, DACOUTA–, DACOUTB+ and		30	mA
Junction temperature, T _J			150	°C
Storage temperature, T _{sta}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) Measured to AGND.
- (3) Measured to VSSCLK.
- (4) Measured to DGND.

6.2 ESD Ratings

		VALUE	UNIT
V	Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001, all pins ⁽¹⁾	1000	V
V _(ESD)	Charged device model (CDM), per ANSI/ ESDA/JEDEC JS-002, all pins ⁽²⁾	250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		VDDA18A, VDDA18B ⁽¹⁾	1.71	1.8	1.89	V
		VEEAM18, VEEBM18 ⁽¹⁾	-1.89	-1.8	-1.71	V
		VDDCLK18, VDDSYS18, VDDR18 ⁽²⁾	1.71	1.8	1.89	V
Supply volta	age range	VDDLB, VDDLA, VDDCLK10(2)	0.95	1	1.05	V
		VDDIO ⁽³⁾	1.71	1.8	1.89	V
		VQPS ⁽³⁾	0	0	1.89	V
		VDDDIG, VDDEB, VDDEA, VDDT(3)	0.95	1	1.05	V
V _{CMI}	Input common mode voltage	CLK+, CLK-(2) (4)		0.4		V
V _{CMI}	Input common mode voltage	SYSREF+, SYSREF-(2) (4)	0	0.4	1.0	V
		SYSREF+ to SYSREF-	800	1000	2000	$mV_{PP-DIFF}$
V	Input differential peak-to-peak voltage	CLK+ to CLK-, f _{CLK} < 5GHz	800	1000	1400	$mV_{PP-DIFF}$
V_{ID}	input unierential peak-to-peak voitage	CLK+ to CLK-, 5GHz < f _{CLK} < 7.5GHz	800	1000	1800	mV _{PP-DIFF}
		CLK+ to CLK-, f _{CLK} > 7.5GHz	800	1000	2000	$mV_{PP-DIFF}$
DC _{MIN}	CLK+/- duty cycle minimum			45		%
DC _{MAX}	CLK+/– duty cycle maximum			55		%

⁽¹⁾ Measured to AGND.

6.4 Thermal Information

	THERMAL METRIC(1)	17mmx17mm FC-BGA	UNIT
	THERMAL METRIC	256 PINS	ONII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	15.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	0.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	4.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	4.2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ Measured to VSSCLK.

⁽³⁾ Measured to DGND.

⁽⁴⁾ SYSREF+/- termination has two options. In option 1 the inputs are weakly self-biased to the optimal common mode voltage, which is appropriate for AC coupling. In option 2, each input terminal is connected through 50Ohms to ground, which is appropriate to level shift from a higher common mode voltage.

6.5 Electrical Characteristics - DC Specifications

Typical values at T_A = +25°C, minimum and maximum values over operating free-air temperature range, typical supply voltages, 2 channels, DDS Mode, F_{CLK} = 10.24 GHz, F_{OUT} = 2997 MHz, NRZ mode, $I_{FSSWITCH}$ = 20.5 mA, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
DC ACCURA	ACY				
BITS	DAC core resolution		16		bits
DNL	Differential nonlinearity			±2.2	LSB
INL	Integral nonlinearity			±9	LSB
DAC ANALO	OG OUTPUT (DACOUTA+, DACOUTA-,	DACOUTB+, DACOUTB-)		,	<u>I</u>
		3.6-kΩ resistor from RBIAS+ to RBIAS-, COARSE_CUR_A / COARSE_CUR_B= 0xF and FINE_CUR_A / FINE_CUR_B = default, CUR_2X_EN = 1		41	
		3.6-kΩ resistor from RBIAS+ to RBIAS-, COARSE_CUR_A / COARSE_CUR_B= 0xF and FINE_CUR_A / FINE_CUR_B = default		20.5	
I _{FS_SWITCH}	Switched full scale output current	3.6-kΩ resistor from RBIAS+ to RBIAS-, COARSE_CUR_A / COARSE_CUR_B = 0x0 and FINE_CUR_A / FINE_CUR_B = default, CUR_2X_EN = 1		11	mA
		3.6-kΩ resistor from RBIAS+ to RBIAS-, COARSE_CUR_A / COARSE_CUR_B = 0x0 and FINE_CUR_A / FINE_CUR_B = default		5.5	
I _{STATIC}	Static output current per pin	3.6-kΩ resistor from RBIAS+ to RBIAS-, COARSE_CUR_A / COARSE_CUR_B = 0xF and FINE_CUR_A / FINE_CUR_B = default		4.8	mA
		3.6-kΩ resistor from RBIAS+ to		-8.6	uA/°C
I _{FSDRIFT}	Full scale output current temperature drift	RBIAS-, COARSE_CUR_A / COARSE_CUR_B = 0xF and FINE_CUR_A / FINE_CUR_B = default		-0.3	PPM/°C
I _{FSERROR}	Full scale current error	3.6-kΩ resistor from RBIAS+ to RBIAS-, COARSE_CUR_A / COARSE_CUR_B = 0xF and FINE_CUR_A / FINE_CUR_B = default		±0.1	%
I _{MIDOFFERR}	Mid Code Offset Error	Mid Code offset		±0.02	%FSR
V _{COMP}	Output compliance voltage range	Measured from DACOUTA+, DACOUTA-, DACOUTB+ or DACOUTB- to AGND	VDDA18 A/B - 0.5	VDDA18 A/B + 0.5	V
C _{OUT}	Output capacitance	Single-ended capacitance to ground		0.25	pF
R _{TERM}	Output differential termination resistance			102	Ω
R _{TERMDRIFT}	Output differential termination resistance temperature coeff			-9.6 -42	mΩ/°C PPM/°C
CI OCK AND	SYSREF INPUTS (CLK+, CLK-, SYSR	FF+ SYSREF-)		-72	1 1 101/ 0
R _T	Internal differential termination resistar	<u> </u>		100	Ω
· VI	micinal differential termination resistar			100	72



6.5 Electrical Characteristics - DC Specifications (続き)

Typical values at T_A = +25°C, minimum and maximum values over operating free-air temperature range, typical supply voltages, 2 channels, DDS Mode, F_{CLK} = 10.24 GHz, F_{OUT} = 2997 MHz, NRZ mode, $I_{FSSWITCH}$ = 20.5 mA, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
C _{IN}	Internal differential input capacitance			0.5	pF
REFERENC	E VOLTAGE				
V _{REF}	Reference output voltage			0.9	V
V _{REF-DRIFT}	Absolute Value of Reference output vo	ltage drift over temperature		45	ppm/°C
I _{REF}	Maximum reference output current sou internal reference	rcing capability for EXTREF ball with		100	nA
JESD204C	SERDES INTERFACE (6SRX+/-, 14SRX	+/-)		1	
V _{SRDIFF}	SerDes Receiver Input Amplitude		50	1200	mVppdiff
V _{SRCOM}	SerDes Input Common Mode		Interna	I AC coupled	
Z _{SRdiff}	SerDes Internal Differential Termination			100	Ω
CMOS INTE	RFACE (ALARM, SCLK, SCS, SDI, SDC	, RESET, FRDI[0:3], FRCLK, FRCS, SY	NC, TXENA	BLE[0:1])	
I _{IH}	High level input current (with pulldowns)	SCANEN ⁽¹⁾		200	uA
I _{IH}	High level input current (without pulldowns)	SCS, RESET, FRCS, TXEN[0:1], FRDI[0:3], FRCLK, SDI, SCLK ⁽¹⁾		2	uA
I _{IL}	Low level input current (with pullups)	SCS, RESET, FRCS, TXEN[0:1] ⁽¹⁾	-200		uA
I _{IL}	Low level input current (without pullups)	SCANEN, FRDI[0:3], FRCLK, SDI, SCLK ⁽¹⁾	-3		uA
Cı	Input capacitance	Input capacitance		3	pF
V _{IH}	High level input voltage	SCLK, SCS, SDI, RESET, FRDI[0:3],	0.7 x VDDIO1 8		V
V _{IL}	Low level input voltage	FRCLK, FRCS, SCANEN, TXEN[0:1]		0.3 x VDDIO1 8	V
V _{OH}	High level output voltage	ALARM, SDO, SYNC, I _{LOAD} = -400 uA	1.55		V
V _{OL}	Low level output voltage	ALARM, SDO, SYNC, I _{LOAD} = 400 uA		0.2	V
TEMPERAT	URE SENSOR			1	
Res	Resolution			1	°C/LSB
Range	Digital Range		-50	150	°C
T _{ERROR}	Temperature Error	TA = 25°C, device powered down except for temperature sensor and SPI interface		±5	°C

⁽¹⁾ With no IO supply voltage offset in connecting device.



6.6 Electrical Characteristics - AC Specifications

Typical values at T_A = +25°C, minimum and maximum values over operating free-air temperature range, typical supply voltages, F_{CLK} = 10.24 GHz, DDS Mode, I_{FS_SWITCH} = 20.5 mA, single tone amplitude = 0 dBFS, SE DEM and Dither (DEM_ADJ = 1 below 750 MHz and DEM_ADJ = 0 above 750 MHz), unless otherwise noted. F_{DAC} = F_{CLK} in NRZ and RF modes and F_{DAC} = 2* F_{CLK} in DES2XL/H modes.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MODE INDEPE	NDENT PARAMETERS					
F _{CLK}	DAC clock rate		8.0		10.24	GHz
BW	Analog output handwidth (2 dP)	Excluding sinx/x response. Useable bandwidth may exceed the –3 dB point. I _{FS_SWITCH} = 20.5 mA		12.15		GHz
ΣVV	Analog output bandwidth (–3 dB)	Excluding sinx/x response. Useable bandwidth may exceed the –3 dB point. I _{FS_SWITCH} = 41 mA		11.95		GHZ
		f _{OUT} = 97 MHz, NRZ mode		101		dBc
	Isolation between channel A (DACOUTA+/–) and channel B (DACOUTB+/-), f _{OUT} = -25 MHz offset on victim channel	f _{OUT} = 1897 MHz, NRZ mode		97		dBc
Crosstalk		f _{OUT} = 3897 MHz, NRZ mode		91		dBc
		f _{OUT} = 5897 MHz, RF mode		84		dBc
		f _{OUT} = 7897 MHz, RF mode		74		dBc
DAC OUTPUT	TIME DOMAIN CHARACTERISTICS					
t _{RISE}	10% to 90% ⁽¹⁾	JMODE 6, 1x Interpolation		42		ps
t _{FALL}	90% to 10% ⁽¹⁾	JMODE 6, 1x Interpolation		42		ps
		NRZ Mode, f _{OUT} = DC (mid-code), DEM/Dither off		55		dBc
f _{CLK} DC	Relative to fullscale sinewave at 1	NRZ Mode, f _{OUT} = DC (mid-code), DEM/Dither on		56		dBc
Feedthrough	GHz	DES2XL Mode, f _{OUT} = DC (mid-code), DEM/Dither off		56		dBc
		DES2XL Mode, f _{OUT} = DC (mid-code), DEM/Dither on		56		dBc
2*f _{CLK} DC	Relative to fullscale sinewave at 1	DES2XL Mode, f _{OUT} = DC (mid-code), DEM/Dither off		56		dBc
Feedthrough	GHz	DES2XL Mode, f _{OUT} = DC (mid- code), DEM/Dither on		57		dBc



	PARAMETER	TEST CONDITIONS	MIN TYP	MAX UI	NIT
0.24 GSPS	, DUAL or SINGLE CHANNEL MODE, DDS	Mode, NRZ MODE			
		f _{OUT} = 97 MHz	1.0	df	Bm
		f _{OUT} = 997 MHz	0.6	dl	Bm
	Output power into 100Ω load, $I_{FS \text{ SWITCH}} = 20.5 \text{ mA}^{(2)}$	f _{OUT} = 1997 MHz	-0.3	dl	Bm
	lodd, iFS_SWITCH 20.0 III.	f _{OUT} = 2997 MHz	-0.9	df	Bm
,		f _{OUT} = 3997 MHz	-2.9	dl	Bm
OUT		f _{OUT} = 97 MHz	7.0	dl	Bm
		f _{OUT} = 997 MHz	6.5	dl	Bm
	Output power into 100Ω load, $I_{FS_SWITCH} = 41 \text{ mA}^{(2)}$	f _{OUT} = 1997 MHz	5.5	dl	Bm
	ioda, ips_switch	f _{OUT} = 2997 MHz	4.9	dl	Bm
		f _{OUT} = 3997 MHz	2.9	dE	Bm
		f _{OUT} = 97 MHz	78	d	lВс
	Spurious free dynamic range (SFDR)	f _{OUT} = 997 MHz	67	d	lВс
	across 0 - F _{DAC} /2, I _{FS_SWITCH} = 20.5	f _{OUT} = 1997 MHz	62	d	Вc
	mA	f _{OUT} = 2997 MHz	59	d	Вс
SEDD		f _{OUT} = 3997 MHz	63	d	Вс
SFDR		f _{OUT} = 97 MHz	71	d	Вс
	Spurious free dynamic range (SFDR) across 0 - F _{DAC} /2, I _{FS_SWITCH} = 41 mA	f _{OUT} = 997 MHz	51	d	Вс
		f _{OUT} = 1997 MHz	48	d	Bc
		f _{OUT} = 2997 MHz	48	d	Вс
		f _{OUT} = 3997 MHz	52	d	Вc
		f _{OUT} = 97 MHz	-78	d	lВс
		f _{OUT} = 997 MHz	-79	d	Вc
	Second harmonic (HD2), 0 - F _{DAC} / 2, I _{FS SWITCH} = 20.5 mA	f _{OUT} = 1997 MHz	-65	d	Вс
	2, 1F5_SWITCH 20.0 11/1/	f _{OUT} = 2997 MHz	-59	d	Вс
IDO		f _{OUT} = 3997 MHz	-63	d	Вс
HD2		f _{OUT} = 97 MHz	-72	d	Вс
		f _{OUT} = 997 MHz	-74	d	Bc
	Second harmonic (HD2), 0 - F _{DAC} / 2, I _{FS SWITCH} = 41 mA	f _{OUT} = 1997 MHz	-62	d	lВс
	-, -rs_switch	f _{OUT} = 2997 MHz	-61	d	Вc
		f _{OUT} = 3997 MHz	-62	d	lВс
		f _{OUT} = 97 MHz	-91	d	lВс
		f _{OUT} = 997 MHz	-68	d	lBc
	Third harmonic (HD3), 0 - F _{DAC} / 2, I _{FS_SWITCH} = 20.5 mA	f _{OUT} = 1997 MHz	-62	d	Вc
HD3	2, F5_5WITCH 20.0 IIIV	f _{OUT} = 2997 MHz	-62	d	Вc
		f _{OUT} = 3997 MHz	-78	d	Вc
		f _{OUT} = 97 MHz	-73	d	Вc
		f _{OUT} = 997 MHz	-55	d	Вc
	Third harmonic (HD3), 0 - F _{DAC} / 2, I _{FS_SWITCH} = 41 mA	f _{OUT} = 1997 MHz	-52	d	Вc
	-, -ro_owitch,	f _{OUT} = 2997 MHz	-48	d	Bc
		f _{OUT} = 3997 MHz	-53	d	lBc



	_C = 2*F _{CLK} in DES2XL/H modes. PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f _{OUT} = 97 MHz		94		dBc
		f _{OUT} = 997 MHz		87		dBc
SFDR _{NONHD23}	non-HD2/3 SFDR, I _{FS_SWITCH} = 20.5 mA	f _{OUT} = 1997 MHz		92		dBc
		f _{OUT} = 2997 MHz		89		dBc
		f _{OUT} = 3997 MHz		87		dBc
FDR _{NONHD23}		f _{OUT} = 97 MHz	94 87 92 89	dBc		
		f _{OUT} = 997 MHz		94 87 92 89 87 88 77 76 72 76 72 67 -100 -74 -76 -70 -65 -88 -61 -58 -52 -55 -158 -158 -154 -151 -149 -159 -158 -154	dBc	
	non-HD2/3 SFDR, I _{FS_SWITCH} = 41 mA	f _{OUT} = 1997 MHz		76		dBc
		f _{OUT} = 2997 MHz		72		dBc
		f _{OUT} = 3997 MHz		67		dBc
		f _{OUT} = 97 +/- 10 MHz, -7dBFS/tone		-100		dBc
		f _{OUT} = 997 +/- 10 MHz, -7dBFS/tone		-74		dBc
	Third-order two tone intermodulation distortion, I _{FS_SWITCH} = 20.5 mA	f _{OUT} = 1997 +/- 10 MHz, -7dBFS/tone		-76		dBc
		f _{OUT} = 2997 +/- 10 MHz, -7dBFS/tone		-70		dBc
4D0		f _{OUT} = 3997 +/- 10 MHz, -7dBFS/tone		-65		dBc
VID3		f _{OUT} = 97 +/- 10 MHz, -7dBFS/tone		-88		dBc
	Third-order two tone intermodulation distortion, I _{FS_SWITCH} = 41 mA	f _{OUT} = 997 +/- 10 MHz, -7dBFS/tone		-61		dBc
		f _{OUT} = 1997 +/- 10 MHz, -7dBFS/tone		-58		dBc
		f _{OUT} = 2997 +/- 10 MHz, -7dBFS/tone		-52		dBc
		f _{OUT} = 3997 +/- 10 MHz, -7dBFS/tone		-55		dBc
		f _{OUT} = 97 MHz, 70-MHz offset from f _{OUT}		-158		dBc/Hz
		f _{OUT} = 997 MHz, 70-MHz offset from f _{OUT}		-158		dBc/Hz
ISD	Noise spectral density, large signal, sinusoidal output, I _{FS_SWITCH} = 20.5 mA ⁽³⁾	f _{OUT} = 1997 MHz, 70-MHz offset from f _{OUT}		-154		dBc/Hz
		f _{OUT} = 2997 MHz, 70-MHz offset from f _{OUT}		-151		dBc/Hz
		f _{OUT} = 3997 MHz, 70-MHz offset from f _{OUT}		-149		dBc/Hz
		f _{OUT} = 97 MHz, 70-MHz offset from f _{OUT}		-159		dBc/Hz
	Notes and the first of the state of the stat	f _{OUT} = 997 MHz, 70-MHz offset from f _{OUT}		-158		dBc/Hz
NSD	Noise spectral density, large signal, sinusoidal output, I _{FS_SWITCH} = 41 mA ⁽³⁾	f _{OUT} = 1997 MHz, 70-MHz offset from f _{OUT}		-154		dBc/Hz
		f _{OUT} = 2997 MHz, 70-MHz offset from f _{OUT}		-151		dBc/Hz
		f _{OUT} = 3997 MHz, 70-MHz offset from f _{OUT}		-149		dBc/Hz



	I F _{DAC} = 2*F _{CLK} in DES2XL/H modes. PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		A _{OUT} = -20 dBFS, f _{OUT} = 97 MHz, 70- MHz offset from f _{OUT}		-155		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 997 MHz, 70-MHz offset from f _{OUT}		-158		dBFS/Hz
NSD	Noise spectral density, small signal, sinusoidal output, I _{FS_SWITCH} = 20.5 mA ⁽³⁾	A _{OUT} = -20 dBFS, f _{OUT} = 1997 MHz, 70-MHz offset from f _{OUT}		-155		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 2997 MHz, 70-MHz offset from f _{OUT}		-153		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 3997 MHz, 70-MHz offset from f _{OUT}		-151		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 97 MHz, 70- MHz offset from f _{OUT}		-156		dBFS/Hz
	Noise spectral density, small signal,	A _{OUT} = -20 dBFS, f _{OUT} = 997 MHz, 70-MHz offset from f _{OUT}		-159		dBFS/Hz
NSD	sinusoidal output, I _{FS_SWITCH} = 41 mA ⁽³⁾	A _{OUT} = -20 dBFS, f _{OUT} = 1997 MHz, 70-MHz offset from f _{OUT}		-156		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 2997 MHz, 70-MHz offset from f _{OUT}		-153		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 3997 MHz, 70-MHz offset from f _{OUT}		-151		dBFS/Hz
		f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 100 Hz offset		-122		dBc/Hz
		f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 1 KHz offset		-132		dBc/Hz
	Additive DAC phase noise, external	f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 10 kHz offset		-143		dBc/Hz
PN	clock contribution subtracted out, NRZ mode, DEM and Dither off	f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 100 kHz offset		-153		dBc/Hz
		f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 1 MHz offset		-161		dBc/Hz
		f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 10 MHz offset		-166		dBc/Hz
		f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 100 MHz offset		-168		dBc/Hz
		f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 100 Hz offset		-121		dBc/Hz
		f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 1 KHz offset		-131		dBc/Hz
PN	Additive DAC phase noise, external	f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 10 kHz offset		-142		dBc/Hz
	clock contribution subtracted out, NRZ mode, DEM and Dither off	f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 100 kHz offset		-152		dBc/Hz
		f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 1 MHz offset		-160		dBc/Hz
		f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 10 MHz offset		-165		dBc/Hz
		f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 100 MHz offset		-167		dBc/Hz



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
10.24 GSPS, DU	IAL or SINGLE CHANNEL MODE, DDS	Mode, RF MODE			<u> </u>	
		f _{OUT} = 5997 MHz		-2.8		dBm
		f _{OUT} = 6997 MHz		-1.5		dBm
P _{OUT}	Output power with 2:1 balun and 50Ω load	f _{OUT} = 7997 MHz, I _{FS_SWITCH} = 41 mA		2.9		dBm
		f _{OUT} = 7997 MHz		-2.5		dBm
		f _{OUT} = 8997 MHz		-4.6		dBm
		f _{OUT} = 5997 MHz		57		dBc
		f _{OUT} = 6997 MHz		50		dBc
SFDR	Spurious free dynamic range (SFDR) across F _{DAC} /2 - F _{DAC}	f _{OUT} = 7997 MHz, I _{FS_SWITCH} = 41 mA		45		dBc
		f _{OUT} = 7997 MHz		58		dBc
		f _{OUT} = 8997 MHz		55		dBc
		f _{OUT} = 5997 MHz		-58		dBc
	2nd Harmonic Distortion in F _{DAC} /2 - F _{DAC}	f _{OUT} = 6997 MHz		-50		dBc
HD2		f _{OUT} = 7997 MHz, I _{FS_SWITCH} = 41 mA		-56		dBc
		f _{OUT} = 7997 MHz		-59		dBc
		f _{OUT} = 8997 MHz		-62		dBc
		f _{OUT} = 5997 MHz		-59		dBc
		f _{OUT} = 6997 MHz		-60		dBc
HD3	3rd Harmonic Distortion in F _{DAC} /2 - F _{DAC}	f _{OUT} = 7997 MHz, I _{FS_SWITCH} = 41 mA		-43		dBc
		f _{OUT} = 7997 MHz		-60		dBc
		f _{OUT} = 8997 MHz		-55		dBc
		f _{OUT} = 5997 MHz		78		dBc
		f _{OUT} = 6997 MHz		76		dBc
SFDR _{NONHD23}	non-HD2/3 SFDR across F _{DAC} /2 - F _{DAC}	f _{OUT} = 7997 MHz, I _{FS_SWITCH} = 41 mA		73		dBc
		f _{OUT} = 7997 MHz		80		dBc
		f _{OUT} = 8997 MHz		70		dBc
		f _{OUT} = 5997 +/- 10 MHz, -7dBFS/tone		-59		dBc
		f _{OUT} = 6997 +/- 10 MHz, -7dBFS/tone		-57		dBc
IMD3	Third-order two tone intermodulation distortion	f _{OUT} = 7997 +/- 10 MHz, -7dBFS/ tone, I _{FS_SWITCH} = 41 mA		-46		dBc
		f _{OUT} = 7997 +/- 10 MHz, -7dBFS/tone		-62		dBc
		f _{OUT} = 8997 +/- 10 MHz, -7dBFS/tone		-57		dBc



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f _{OUT} = 5997 MHz, 70-MHz offset from f _{OUT}		-146		dBc/Hz
		f _{OUT} = 6997 MHz, 70-MHz offset from f _{OUT}		-146		dBc/Hz
NSD	Noise spectral density, large signal, sinusoidal output ⁽³⁾	f _{OUT} = 7997 MHz, 70-MHz offset from f _{OUT} , I _{FS_SWITCH} = 41 mA		-146		dBc/Hz
		f _{OUT} = 7997 MHz, 70-MHz offset from f _{OUT}		-146		dBc/Hz
		f _{OUT} = 8997 MHz, 70-MHz offset from f _{OUT}		-144		dBc/Hz
	Noise spectral density, small signal, sinusoidal output ⁽³⁾	A _{OUT} = -20 dBFS, f _{OUT} = 5997 MHz, 70-MHz offset from f _{OUT}		-148		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 6997 MHz, 70-MHz offset from f _{OUT}		-149		dBFS/Hz
NSD		A_{OUT} = -20 dBFS, f_{OUT} = 7997 MHz, 70-MHz offset from f_{OUT} , I_{FS_SWITCH} = 41 mA		-152		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 7997 MHz, 70-MHz offset from f _{OUT}		-150		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 8997 MHz, 70-MHz offset from f _{OUT}		-149		dBFS/Hz
FLATNESS	Flatness of Nyquist zone	Maximum output power to minimum output power, measured from 10% to 90% of 2nd Nyquist zone, including sinx/x response with balun		2.4		dB



	F _{DAC} = 2*F _{CLK} in DES2XL/H modes. PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
20.48 GSPS	, DUAL or SINGLE CHANNEL MODE, DDS	Mode, DES2XL/H MODES		
		f _{OUT} = 97 MHz	1.0	dBm
		f _{OUT} = 997 MHz	0.7	dBm
		f _{OUT} = 1997 MHz	0.1	dBm
		f _{OUT} = 2997 MHz	0.0	dBm
оит	Output power with 2:1 balun and 50Ω load, I _{FS} SWITCH = 20.5 mA	f _{OUT} = 3997 MHz	-1.2	dBm
	load, IFS_SWITCH - 20.5 IIIA	f _{OUT} = 5997 MHz	-0.9	dBm
		f _{OUT} = 6997 MHz	-0.3	dBm
		f _{OUT} = 7997 MHz	-2.0	dBm
		f _{OUT} = 8997 MHz	-4.5	dBm
		f _{OUT} = 97 MHz	7.0	dBm
		f _{OUT} = 997 MHz	6.6	dBm
		f _{OUT} = 1997 MHz	6.0	dBm
		f _{OUT} = 2997 MHz	5.9	dBm
ОООТ	Output power with 2:1 balun and 50Ω load, I _{FS_SWITCH} = 41 mA	f _{OUT} = 3997 MHz	4.7	dBm
		f _{OUT} = 5997 MHz	4.8	dBm
		f _{OUT} = 6997 MHz	5.2	dBm
		f _{OUT} = 7997 MHz	3.4	dBm
		f _{OUT} = 8997 MHz	0.9	dBm
		f _{OUT} = 97 MHz	77	dBc
	Spurious free dynamic range (SFDR)	f _{OUT} = 997 MHz	66	dBc
	across 0 - F _{DAC} /4, I _{FS_SWITCH} = 20.5	f _{OUT} = 1997 MHz	70	dBc
	mA	f _{OUT} = 2997 MHz	75	dBc
		f _{OUT} = 3997 MHz	73	dBc
		f _{OUT} = 5997 MHz	61	dBc
	Spurious free dynamic range (SFDR)	f _{OUT} = 6997 MHz	49	dBc
	across $F_{DAC}/4 - F_{DAC}/2$, $I_{FS_SWITCH} = 20.5 \text{ mA}$	f _{OUT} = 7997 MHz	66	dBc
SFDR		f _{OUT} = 8997 MHz	54	dBc
ארטול		f _{OUT} = 97 MHz	71	dBc
	Spurious free dynamic range (SFDR)	f _{OUT} = 997 MHz	50	dBc
	across 0 - F _{DAC} /4, I _{FS_SWITCH} = 41	f _{OUT} = 1997 MHz	65	dBc
	mA	f _{OUT} = 2997 MHz	76	dBc
		f _{OUT} = 3997 MHz	72	dBc
		f _{OUT} = 5997 MHz	65	dBc
	Spurious free dynamic range (SFDR)	f _{OUT} = 6997 MHz	51	dBc
	across $F_{DAC}/4 - F_{DAC}/2$, $I_{FS_SWITCH} = 41 \text{ mA}$	f _{OUT} = 7997 MHz	68	dBc
	71 110 3	f _{OUT} = 8997 MHz	39	dBc



	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
		f _{OUT} = 97 MHz	-72	dBc
		f _{OUT} = 997 MHz	-64	dBc
		f _{OUT} = 1997 MHz	-56	dBc
		f _{OUT} = 2997 MHz	-53	dBc
	F _{DAC} /2 - F _{OUT} DES Image, I _{FS_SWITCH} = 20.5 mA	f _{OUT} = 3997 MHz	-48	dBc
	FS_SWITCH 20.0 HWY	f _{OUT} = 5997 MHz	-35	dBc
		f _{OUT} = 6997 MHz	-43	dBc
		f _{OUT} = 7997 MHz	-39	dBc
MC		f _{OUT} = 8997 MHz	-35	dBc
MG _{DES}		f _{OUT} = 97 MHz	-90	dBc
		f _{OUT} = 997 MHz	-72	dBc
		f _{OUT} = 1997 MHz	-64	dBc
		f _{OUT} = 2997 MHz	-59	dBc
	F _{DAC} /2 - F _{OUT} DES Image, I _{FS_SWITCH} = 41 mA	f _{OUT} = 3997 MHz	-52	dBc
	FS_SWITCH = 41 IIIA	f _{OUT} = 5997 MHz	-38	dBc
		f _{OUT} = 6997 MHz	-46	dBc
		f _{OUT} = 7997 MHz	-41	dBc
		f _{OUT} = 8997 MHz	-34	dBc
		f _{OUT} = 97 MHz	-77	dBc
		f _{OUT} = 997 MHz	-80	dBc
	HD2 across 0 - F _{DAC} /4, I _{FS_SWITCH} = 20.5 mA	f _{OUT} = 1997 MHz	-70	dBc
	20.0 110 (f _{OUT} = 2997 MHz	-77	dBc
		f _{OUT} = 3997 MHz	-73	dBc
		f _{OUT} = 5997 MHz	-61	dBc
	HD2 across F _{DAC} /4 - F _{DAC} /2,	f _{OUT} = 6997 MHz	-49	dBc
	I _{FS_SWITCH} = 20.5 mA	f _{OUT} = 7997 MHz	-72	dBc
IDO		f _{OUT} = 8997 MHz	-67	dBc
ID2		f _{OUT} = 97 MHz	-72	dBc
		f _{OUT} = 997 MHz	-75	dBc
	HD2 across 0 - F _{DAC} /4, I _{FS_SWITCH} = 41 mA	f _{OUT} = 1997 MHz	-66	dBc
		f _{OUT} = 2997 MHz	-84	dBc
		f _{OUT} = 3997 MHz	-76	dBc
		f _{OUT} = 5997 MHz	-65	dBc
	HD2 across F _{DAC} /4 - F _{DAC} /2,	f _{OUT} = 6997 MHz	-51	dBc
	I _{FS_SWITCH} = 41 mA	f _{OUT} = 7997 MHz	-69	dBc
		f _{OUT} = 8997 MHz	-67	dBc



	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		f _{OUT} = 97 MHz	-88		dBc
		f _{OUT} = 997 MHz	-66		dBc
	HD3 across $0 - F_{DAC}/4$, $I_{FS_SWITCH} = 20.5 \text{ mA}$	f _{OUT} = 1997 MHz	-80		dBc
	20.0 110 (f _{OUT} = 2997 MHz	-83		dBc
		Sacross 0 - FDAC/4, IFS_SWITCH	dBc		
		f _{OUT} = 5997 MHz	-81	-88 -66 -80 -83 -90 -81 -74 -68 -54 -73 -50 -75 -85 -80 -72 -77 -72 -39 93 86 82 77 80 81 81 81 82 72 87 71 80 76 72 77	dBc
	HD3 across F _{DAC} /4 - F _{DAC} /2,	f _{OUT} = 6997 MHz	-88 -66 -80 -83 -90 -81 -74 -68 -54 -73 -50 -75 -85 -85 -80 -72 -77 -72 -39 93 86 82 -77 80 81 81 81 82 -72 87 -71 80 76 -72	dBc	
	I _{FS_SWITCH} = 20.5 mA	f _{OUT} = 7997 MHz	-68		dBc
HD3		f _{OUT} = 8997 MHz	-54		dBc
прз		f _{OUT} = 97 MHz	-73		dBc
		$ f_{\text{OUT}} = 997 \text{ MHz} $	dBc		
	HD3 across $0 - F_{DAC}/4$, $I_{FS_SWITCH} = 41 \text{ mA}$	f _{OUT} = 1997 MHz	-75		dBc
		f _{OUT} = 2997 MHz	-85		dBc
		f _{OUT} = 3997 MHz	-80		dBc
	HD3 across F _{DAC} /4 - F _{DAC} /2, I _{FS_SWITCH} = 41 mA	f _{OUT} = 5997 MHz	-72		dBc
		f _{OUT} = 6997 MHz	-77		dBc
		f _{OUT} = 7997 MHz	-72		dBc
		f _{OUT} = 8997 MHz	-39		dBc
		f _{OUT} = 97 MHz	93		dBc
		f _{OUT} = 997 MHz	86		dBc
	non-HD2/3 SFDR in $0 - F_{DAC}/4$, $I_{FS_SWITCH} = 20.5 \text{ mA}$	f _{OUT} = 1997 MHz	82		dBc
		f _{OUT} = 2997 MHz	77		dBc
		f _{OUT} = 3997 MHz	80		dBc
		f _{OUT} = 5997 MHz	81		dBc
	non-HD2/3 SFDR in F _{DAC} /4 - F _{DAC} /2,	f _{OUT} = 6997 MHz	81		dBc
	I _{FS_SWITCH} = 20.5 mA	f _{OUT} = 7997 MHz	82		dBc
SFDR _{NONHD23}		f _{OUT} = 8997 MHz	72		dBc
OI DI (NONHD23		f _{OUT} = 97 MHz	87		dBc
		f _{OUT} = 997 MHz	71		dBc
	I _{FS SWITCH} = 41 mA	f _{OUT} = 1997 MHz	80		dBc
	. 5_5,	f _{OUT} = 2997 MHz	76		dBc
			72		dBc
		f _{OUT} = 5997 MHz	77		dBc
	non-HD2/3 SFDR in F _{DAC} /4 - F _{DAC} /2,	f _{OUT} = 6997 MHz	67		dBc
	I _{FS_SWITCH} = 41 mA	f _{OUT} = 7997 MHz	77		dBc
		f _{OUT} = 8997 MHz	74		dBc



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f _{OUT} = 97 +/- 10 MHz, -7dBFS/tone		-100		dBc
		f _{OUT} = 997 +/- 10 MHz, -7dBFS/tone		-75		dBc
		f _{OUT} = 1997 +/- 10 MHz, -7dBFS/tone		-76		dBc
		f _{OUT} = 2997 +/- 10 MHz, -7dBFS/tone		-71		dBc
	Third-order two tone intermodulation distortion, I _{FS SWITCH} = 20.5 mA	f _{OUT} = 3997 +/- 10 MHz, -7dBFS/tone		-67		dBc
	distortion, IFS_SWITCH 20.0 HWY	f _{OUT} = 5997 +/- 10 MHz, -7dBFS/tone		-61		dBc
		f _{OUT} = 6997 +/- 10 MHz, -7dBFS/tone		-57		dBc
		f _{OUT} = 7997 +/- 10 MHz, -7dBFS/tone		-62		dBc
IMD3		f _{OUT} = 8997 +/- 10 MHz, -7dBFS/tone		-57		dBc
IIVIDS		f _{OUT} = 97 +/- 10 MHz, -7dBFS/tone		-86	MAX	dBc
		f _{OUT} = 997 +/- 10 MHz, -7dBFS/tone		-61		dBc
		f _{OUT} = 1997 +/- 10 MHz, -7dBFS/tone		-53		dBc
		f _{OUT} = 2997 +/- 10 MHz, -7dBFS/tone		-55		dBc
	Third-order two tone intermodulation distortion, I _{FS_SWITCH} = 41 mA	f _{OUT} = 3997 +/- 10 MHz, -7dBFS/tone		-56		dBc
		f _{OUT} = 5997 +/- 10 MHz, -7dBFS/tone		-50		dBc
		f _{OUT} = 6997 +/- 10 MHz, -7dBFS/tone		-40		dBc
		f _{OUT} = 7997 +/- 10 MHz, -7dBFS/tone		-42		dBc
		f _{OUT} = 8997 +/- 10 MHz, -7dBFS/tone		-44		dBc
		f _{OUT} = 97 MHz, 70-MHz offset from f _{OUT}		-157		dBc/Hz
		f _{OUT} = 997 MHz, 70-MHz offset from f _{OUT}		-155		dBc/Hz
		f _{OUT} = 1997 MHz, 70-MHz offset from f _{OUT}		-153		dBc/Hz
		f _{OUT} = 2997 MHz, 70-MHz offset from f _{OUT}		-151		dBc/Hz
NSD	Noise spectral density, large signal, sinusoidal output, I _{FS_SWITCH} = 20.5 mA ⁽³⁾	f _{OUT} = 3997 MHz, 70-MHz offset from f _{OUT}		-149		dBc/Hz
		f _{OUT} = 5997 MHz, 70-MHz offset from f _{OUT}		-147		dBc/Hz
		f _{OUT} = 6997 MHz, 70-MHz offset from f _{OUT}		-147		dBc/Hz
		f _{OUT} = 7997 MHz, 70-MHz offset from f _{OUT}		-146		dBc/Hz
		f _{OUT} = 8997 MHz, 70-MHz offset from f _{OUT}		-144		dBc/Hz



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f _{OUT} = 97 MHz, 70-MHz offset from f _{OUT}		-158		dBc/Hz
		f _{OUT} = 997 MHz, 70-MHz offset from f _{OUT}		-156		dBc/Hz
		f _{OUT} = 1997 MHz, 70-MHz offset from f _{OUT}		-154		dBc/Hz
	Naiss on adval density laws simpl	f _{OUT} = 2997 MHz, 70-MHz offset from f _{OUT}		-152		dBc/Hz
NSD	Noise spectral density, large signal, sinusoidal output, I _{FS_SWITCH} = 41 mA ⁽³⁾	f _{OUT} = 3997 MHz, 70-MHz offset from f _{OUT}		-150		dBc/Hz
		f _{OUT} = 5997 MHz, 70-MHz offset from f _{OUT}		-147		dBc/Hz
		f _{OUT} = 6997 MHz, 70-MHz offset from f _{OUT}		-147		dBc/Hz
		f _{OUT} = 7997 MHz, 70-MHz offset from f _{OUT}		-147		dBc/Hz
		f _{OUT} = 8997 MHz, 70-MHz offset from f _{OUT}		-144		dBc/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 97 MHz, 70- MHz offset from f _{OUT}		-157		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 997 MHz, 70-MHz offset from f _{OUT}		-155		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 1997 MHz, 70-MHz offset from f _{OUT}		-153		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 2997 MHz, 70-MHz offset from f _{OUT}		-151		dBFS/Hz
NSD	Noise spectral density, small signal, sinusoidal output, I _{FS_SWITCH} = 20.5 mA ⁽³⁾	A _{OUT} = -20 dBFS, f _{OUT} = 3997 MHz, 70-MHz offset from f _{OUT}		-150		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 5997 MHz, 70-MHz offset from f _{OUT}		-147		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 6997 MHz, 70-MHz offset from f _{OUT}		-146		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 7997 MHz, 70-MHz offset from f _{OUT}		-146		dBFS/Hz
	A	A _{OUT} = -20 dBFS, f _{OUT} = 8997 MHz, 70-MHz offset from f _{OUT}		-144		dBFS/Hz



	PARAMETER PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		A _{OUT} = -20 dBFS, f _{OUT} = 97 MHz, 70- MHz offset from f _{OUT}		-158		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 997 MHz, 70-MHz offset from f _{OUT}		-156		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 1997 MHz, 70-MHz offset from f _{OUT}		-154		dBFS/Hz
	Notice and the lateral to the second street	A _{OUT} = -20 dBFS, f _{OUT} = 2997 MHz, 70-MHz offset from f _{OUT}		-152		dBFS/Hz
NSD	Noise spectral density, small signal, sinusoidal output, I _{FS_SWITCH} = 41 mA ⁽³⁾	A _{OUT} = -20 dBFS, f _{OUT} = 3997 MHz, 70-MHz offset from f _{OUT}		-150		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 5997 MHz, 70-MHz offset from f _{OUT}		-148		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 6997 MHz, 70-MHz offset from f _{OUT}		-147		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 7997 MHz, 70-MHz offset from f _{OUT}		-147		dBFS/Hz
		A _{OUT} = -20 dBFS, f _{OUT} = 8997 MHz, 70-MHz offset from f _{OUT}		-145		dBFS/Hz
		f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 100 Hz offset		-122		dBc/Hz
		f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 1 KHz offset		-132		dBc/Hz
	Addition DAC above a single external	f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 10 kHz offset		-143		dBc/Hz
PN	Additive DAC phase noise, external clock contribution subtracted out, DES mode, DEM and Dither off	f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 100 kHz offset		-153		dBc/Hz
	·	f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 1 MHz offset		-161		dBc/Hz
		f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 10 MHz offset		-166		dBc/Hz
		f _{CLK} = 10.24 GHz, f _{OUT} = 997 MHz, 100 MHz offset		-168		dBc/Hz
		f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 100 Hz offset		-121		dBc/Hz
PN		f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 1 KHz offset		-131		dBc/Hz
		f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 10 kHz offset		-142		dBc/Hz
	Additive DAC phase noise, external clock contribution subtracted out, DES mode, DEM and Dither off	f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 100 kHz offset		-152		dBc/Hz
		f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 1 MHz offset		-160		dBc/Hz
		f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 10 MHz offset		-165		dBc/Hz
		f _{CLK} = 7.5 GHz, f _{OUT} = 997 MHz, 100 MHz offset		-167		dBc/Hz

- (1) Measured single ended into 50Ω load
- (2) A 100Ω load is equivalent to a 2:1 with 50Ω single ended load
- (3) NSD can be improved by disabling DEM and DITHER.



6.7 Electrical Characteristics - Power Consumption

Typical values at T_A = +25°C, minimum and maximum values over operating free-air temperature range, typical supply voltages, 2 channels, DDS Mode, F_{CLK} = 10.24 GHz, F_{OUT} = 2997 MHz, NRZ mode, $I_{FSSWITCH}$ = 20.5 mA, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{VDDA18}	1.8-V combined supply current for VDDA18A and VDDA18B			86		
I _{VDDIO}	1.8-V supply current for VDDIO			1		
I _{VDDCSR}	1.8-V combined supply current for VDDCLK18, VDDSYS18 and VDDR18	Power Mode 1: Dual DACs, 1 DUC shared to both DACs, DDS Mode, F _{DAC} = 10.24 GSPS, F _{OUT} = 2997 MHz, NRZ mode (dual channel version only)		85		
I _{VDDL}	1.0-V combined supply current for VDDLB, VDDLA			322		mA
I _{VDDCLK}	1.0-V supply current for VDDCLK10			494		
I _{DVDD}	1.0-V supply current for VDDDIG, VDDT, VDDEB and VDDEA	only)		1291		
I _{VEE}	–1.8-V combined supply current for VEEAM18 and VEEBM18			123		
P _{DIS}	Total power dissipation			2638		mW
I _{VDDA18}	1.8-V combined supply current for VDDA18A and VDDA18B	Power Mode 2: Dual DACs, 1 DUC per — DAC, DDS Mode, F _{DAC} = 10.24 GSPS, F _{OUT1} = 2997 MHz, F _{OUT2} =		86		
I _{VDDIO}	1.8-V supply current for VDDIO			1		
I _{VDDCSR}	1.8-V combined supply current for VDDCLK18, VDDSYS18 and VDDR18			85		
I _{VDDL}	1.0-V combined supply current for VDDLB, VDDLA			325		mA
I _{VDDCLK}	1.0-V supply current for VDDCLK10	3997MHz, NRZ mode (dual channel		494		
I _{DVDD}	1.0-V supply current for VDDDIG, VDDT, VDDEB and VDDEA	version only)		1381		
I _{VEE}	-1.8-V combined supply current for VEEAM18 and VEEBM18			123		
P _{DIS}	Total power dissipation			2730		mW
I _{VDDA18}	1.8-V combined supply current for VDDA18A and VDDA18B			86		
I _{VDDIO}	1.8-V supply current for VDDIO			1		
I _{VDDCSR}	1.8-V combined supply current for VDDCLK18, VDDSYS18 and VDDR18	Power Mode 3: Dual DACs, 2 DUCs per DAC, DDS Mode, F _{DAC} = 10.24 GSPS, F _{OUT1} = 2997 MHz, F _{OUT2} = 3997 MHz, NRZ mode (dual channel version only)		85		
I _{VDDL}	1.0-V combined supply current for VDDLB, VDDLA			323		mA
I _{VDDCLK}	1.0-V supply current for VDDCLK10		,	495		
I _{DVDD}	1.0-V supply current for VDDDIG, VDDT, VDDEB and VDDEA			1578		
I _{VEE}	-1.8-V combined supply current for VEEAM18 and VEEBM18			123		
P _{DIS}	Total power dissipation			2925		mW



Typical values at T_A = +25°C, minimum and maximum values over operating free-air temperature range, typical supply voltages, 2 channels, DDS Mode, F_{CLK} = 10.24 GHz, F_{OUT} = 2997 MHz, NRZ mode, $I_{FSSWITCH}$ = 20.5 mA, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
I _{VDDA18}	1.8-V combined supply current for VDDA18A and VDDA18B		86		
I _{VDDIO}	1.8-V supply current for VDDIO		1		
I _{VDDCSR}	1.8-V combined supply current for VDDCLK18, VDDSYS18 and VDDR18	Power Mode 4: Dual DACs, 2 DUCs	101		
I _{VDDL}	1.0-V combined supply current for VDDLB, VDDLA	per DAC, JMODE 6, 64x interpolation, F _{DAC} =10.24 GSPS, F _{OUT1} = 2997	313		mA
I _{VDDCLK}	1.0-V supply current for VDDCLK10	MHz, F _{OUT2} = 3997 MHz, NRZ mode	494		
I _{DVDD}	1.0-V supply current for VDDDIG, VDDT, VDDEB and VDDEA	(dual channel version only)	2382		
I _{VEE}	-1.8-V combined supply current for VEEAM18 and VEEBM18		123		
P _{DIS}	Total power dissipation		3748		mW
I _{VDDA18}	1.8-V combined supply current for VDDA18A and VDDA18B	Power Mode 5: Single channel device (DDS39RFS10), 1 DUC, DDS Mode,	58		
I _{VDDIO}	1.8-V supply current for VDDIO		1		
I _{VDDCSR}	1.8-V combined supply current for VDDCLK18, VDDSYS18 and VDDR18		85		
I _{VDDL}	1.0-V combined supply current for VDDLB, VDDLA		162		mA
I _{VDDCLK}	1.0-V supply current for VDDCLK10	F _{DAC} = 10.24 GSPS, F _{OUT} = 2997 MHz, DES mode	307		
I _{DVDD}	1.0-V supply current for VDDDIG, VDDT, VDDEB and VDDEA		841		
I _{VEE}	-1.8-V combined supply current for VEEAM18 and VEEBM18		71		
P _{DIS}	Total power dissipation		1761		mW
I _{VDDA18}	1.8-V combined supply current for VDDA18A and VDDA18B		58		
I _{VDDIO}	1.8-V supply current for VDDIO		1		
I _{VDDCSR}	1.8-V combined supply current for VDDCLK18, VDDSYS18 and VDDR18		86		
I _{VDDL}	1.0-V combined supply current for VDDLB, VDDLA	Power Mode 6: Single channel device (DDS39RFS10), 2 DUCs, DDS Mode, F _{DAC} = 10.24 GSPS, F _{OUT} = 2997 MHz, NRZ mode	162		mA
I _{VDDCLK}	1.0-V supply current for VDDCLK10		307		
I _{DVDD}	1.0-V supply current for VDDDIG, VDDT, VDDEB and VDDEA		935		
I _{VEE}	-1.8-V combined supply current for VEEAM18 and VEEBM18		71		
P _{DIS}	Total power dissipation		1791		mW



Typical values at T_A = +25°C, minimum and maximum values over operating free-air temperature range, typical supply voltages, 2 channels, DDS Mode, F_{CLK} = 10.24 GHz, F_{OUT} = 2997 MHz, NRZ mode, $I_{FSSWITCH}$ = 20.5 mA, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{VDDA18}	1.8-V combined supply current for VDDA18A and VDDA18B			58		
I _{VDDIO}	1.8-V supply current for VDDIO			1		
I _{VDDCSR}	1.8-V combined supply current for VDDCLK18, VDDSYS18 and VDDR18	Power Mode 7: Single channel device (DDS39RFS10), 4 DUCS, DDS Mode, F _{DAC} = 10.24 GSPS, F _{OUT1} = 2997 MHz, F _{OUT2} = 3997 MHz, NRZ mode		86		
I _{VDDL}	1.0-V combined supply current for VDDLB, VDDLA			162		mA
I _{VDDCLK}	1.0-V supply current for VDDCLK10			307		
I _{DVDD}	1.0-V supply current for VDDDIG, VDDT, VDDEB and VDDEA			1144		
I _{VEE}	-1.8-V combined supply current for VEEAM18 and VEEBM18			71		
P _{DIS}	Total power dissipation			2000		mW
I _{VDDA18}	1.8-V combined supply current for VDDA18A and VDDA18B			58		
I _{VDDIO}	1.8-V supply current for VDDIO			1		
I _{VDDCSR}	1.8-V combined supply current for VDDCLK18, VDDSYS18 and VDDR18			101		
I _{VDDL}	1.0-V combined supply current for VDDLB, VDDLA	Power Mode 8: Single channel device (DDS39RFS10), 4 DUCs, JMODE 7,		158		mA
I _{VDDCLK}	1.0-V supply current for VDDCLK10	64x Interpolation, FDAC = 20.48 GSPS, FOUT = 7997 MHz, DES mode		307		
I _{DVDD}	1.0-V supply current for VDDDIG, VDDT, VDDEB and VDDEA			1755		
I _{VEE}	-1.8-V combined supply current for VEEAM18 and VEEBM18			70		
P _{DIS}	Total power dissipation			2637		mW
P _{DIS}	Total power dissipation	Power Mode 14: Sleep, MODE[1:0] = 0b11.		171		mW



6.8 Timing Requirements

Typical values at T_A = +25°C, minimum and maximum values over operating free-air temperature range, typical supply voltages, f_{CLK} = 10.24 GHz, I_{FS_SWITCH} = 20.5 mA, single tone amplitude = 0 dBFS, Dither and DEM enabled, unless otherwise noted.

			MIN	NOM	MAX	UNIT
INPUT CLOCK (CLK+, CLK-)				<u>'</u>	
f _{CLK}	Input clock frequency		800		10240	MHz
SYSREF (SYSRI	EF+, SYSREF-)					
t _{SYSREF_LOW}	SYSREF Low Timing		5*t _{CLK} + 1 ns			
t _{SYSREF_HIGH}	SYSREF High Timing		5*t _{CLK} + 1 ns			
t _{INV(SYSREF)}	Width of invalid SYSREF capture region hold time violation, as measured by SYSREF_Po			13		ps
t _{INV(TEMP)}	Drift of invalid SYSREF capture region indicates a shift toward MSB of SYSRI		-0.05			ps/°C
t _{INV(VA11)}	Drift of invalid SYSREF capture region over VDDSYS18 supply voltage, positive number indicates a shift toward MSB of SYSREF POS register			0.19		ps/mV
	Dalay of CVCDEE DOCA CD	SYSREF_ZOOM = 0		20		
t _{STEP(SP)}	Delay of SYSREF_POS LSB	SYSREF_ZOOM = 1		9		ps
DC _(SYSREF)	SYSREF duty cycle (asserted) when using a periodic SYSREF signal	SYSREF duty cycle (asserted) when using a periodic SYSREF signal		50%	55%	
t _(PH_SYS)	Minimum SYSREF± assertion duration	after SYSREF± rising edge event		8		ns
RESET					<u>'</u>	
t _{RESET}	Minimum RESET pulse width			100		ns
TXENABLE			•			
t _{TXENABLE_LOW}	TXENABLE Low Time		102			clock cycles

⁽¹⁾ Use SYSREF_POS to select an optimal SYSREF_SEL value for the SYSREF capture, see the SYSREF Position Detector section for more information on SYSREF windowing. The invalid region, specified by t_{INV(SYSREF)}, indicates the portion of the CLK± period(t_{CLK}), as measured by SYSREF_SEL, that may result in a setup and hold violation. Verify that the timing skew between SYSREF± and CLK± over system operating conditions from the nominal conditions (that used to find optimal SYSREF_SEL) does not result in the invalid region occurring at the selected SYSREF_SEL position in SYSREF_POS, otherwise a temperature dependent SYSREF_SEL selection may be needed to track the skew between CLK± and SYSREF±.

6.9 Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP I	ΛAΝ	UNIT
JESD204C SI	ERDES INTERFACE 6SRX-/+, 14SRX-/+	F				
f _{SERDES}	SERDES bit rate ⁽⁴⁾		.78125		12.8	Gbps
UI	Unit Interval		78.125		280	ps
LATENCY						
T _{DAC}	DAC clock period			1 / f _{CLK}		S
t _{PD(RX)}	Serdes RX analog propagation delay	Serdes RX analog propagation delay		215		ps
t _{PDI}	Input clock rising edge cross-over to output sample cross-over	Input clock rising edge cross-over to output sample cross-over		500		ps
t _{DACLAT}	Digital path latency from SYSREF rising edge to DAC output		See XI	LS Calculator		
t _{RELEASE}	Latency from SYSREF rising edge to elastic buffer release		See XI	LS Calculator		
t _{RXIN}	Latency from SERDES Input to elastic buffer release			LS Calculator		
		FAST_TX_EN = 0	,	varies ⁽¹⁾		
t _{TXEN_OUTPUT}	TXENABLE rising edge to data output of DAC	FAST_TX_EN=1 and QUIET_TX_DISABLE=0			93	
		FAST_TX_EN=1 and QUIET_TX_DISABLE=1			133	CLK Cycles
4	TXENABLE falling edge to DAC output	QUIET_TX_DISABLE=0			93	
t _{TXEN_MUTE}	muted	QUIET_TX_DISABLE=1			133	
+	Required TXENABLE pulse width	FAST_TX_EN = 0 ⁽²⁾	102			
t _{TXEN_PW}	Required TALMABLE pulse width	FAST_TX_EN = 1 ⁽³⁾	20			
SERIAL PRO	GRAMMING INTERFACE			·		
F _{s_c}	serial clock frequency			15	.625	MHz
F _{s_cts}	serial clock frequency temp sensor	TS_TEMP register read			1	MHz
t _P	serial clock period		64			ns
t _{PH}	serial clock pulse width high		32			ns
t _{PL}	serial clock pulse width low		32			ns
t _{SU}	SDI setup time		30			ns
t _H	SDI hold time		3			ns
t _{IZ}	SDI TRI-STATE			3		ns
t _{ODZ}	SDO driven to TRI-STATE	200 fF load		5		ns
t _{OZD}	SDO TRI-STATE to driven	200 fF load		3		ns
t _{OD}	SDO output delay	200 fF load		3		ns
t _{CSS}	SCS setup		30			ns
t _{csh}	SCS hold		3			ns
t _{RS}	RESET setup to serial clock	RESET high	30			ns
t _{RH}	RESET hold to serial clock	RESET high	30			ns
t _{IAG}	Inter-access gap		30			ns
FAST RECO	FIGURATION (FR) INTERFACE					
F _{FRCLK}	FRCLK frequency				200	MHz
t _{FRCLK_P}	FRCLK period		5			ns
t _{FRCLK PH}	FRCLK pulse width high		2			ns



6.9 Switching Characteristics (続き)

Typical values at T_A = +25°C, minimum and maximum values over operating free-air temperature range, typical supply voltages, f_{CLK} = 10.24 GHz, I_{FS_SWITCH} = 20.5 mA, single tone amplitude = 0 dBFS, Dither and DEM enabled, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t FRCLK _PL	FRCLK pulse width low		2			ns
t FRDI_SU	FRDI setup time		1			ns
t _{FRDI_H}	FRDI hold time		1			ns
t FRCS_SU	FRCS setup time		1			ns
t FRCS_H	FRCS hold time		1			ns
t _{FR_IAG}	Inter-access gap		1			ns

⁽¹⁾ The delay depends on how long it takes the JESD link to start up and the mode dependent device latency. Add the link layer startup time and the mode dependent latency (T_{DAC LAT}) from the latency calculator spreadsheet.

⁽²⁾ Pulse durations less than this produce undefined behavior.

⁽³⁾ Pulse durations less than this may have no effect on the output.

^{(4) 8}b/10b encoding required for < 2 Gbps

6.10 SPI and FRI Timing Diagrams




図 6-1. SPI Clock Timing Diagram






図 6-2. SPI Data Input Timing Diagram









図 6-3. SPI Data Output Timing Diagram







図 6-4. SPI Chip Select Timing Diagram






図 6-5. RESET Timing Diagram






図 6-6. FRDI Timing Diagram






図 6-7. FRCS Timing Diagram

6.11 Typical Characteristics: Single Tone Spectra






6.11 Typical Characteristics: Single Tone Spectra (continued)




6.11 Typical Characteristics: Single Tone Spectra (continued)






6.12 Typical Characteristics: Dual Tone Spectra






6.12 Typical Characteristics: Dual Tone Spectra (continued)






6.12 Typical Characteristics: Dual Tone Spectra (continued)



6.13 Typical Characteristics: Power Dissipation and Supply Currents


Typical values at T_A = +25°C and nominal supply voltages, I_{FS_SWITCH} = 20.5 mA, 2 DACs = DDS39RF10, 1 DAC = DDS39RFS10, except where noted.






6.13 Typical Characteristics: Power Dissipation and Supply Currents (continued)

Typical values at T_A = +25°C and nominal supply voltages, I_{FS_SWITCH} = 20.5 mA, 2 DACs = DDS39RF10, 1 DAC = DDS39RFS10, except where noted.



6.13 Typical Characteristics: Power Dissipation and Supply Currents (continued)

Typical values at T_A = +25°C and nominal supply voltages, I_{FS_SWITCH} = 20.5 mA, 2 DACs = DDS39RF10, 1 DAC = DDS39RFS10, except where noted.





7 Detailed Description

7.1 Overview

DDS39RF10 および RFS10 are a family of dual and single channel direct digital synthesizers with 16-bit resolution digital-to-analog converters (DAC). The high sampling rate, output frequency range, 64-bit NCO frequency resolution and any frequency hopping with phase coherence makes the device capable of arbitrary waveform generation (AWG) and direct digital synthesis (DDS). The devices can also be used as non-interpolating or interpolating DACs for narrowband direct RF sampling or complex baseband signal generation. The maximum input data rate is 640MSPS for a single channel or 256MSPS for two channels. The devices can generate signals of up to 512MHz signal bandwidth (16-bit input resolution) at carrier frequencies exceeding 10GHz enabling direct sampling through C-band and into X-band.

The 64-bit NCO frequency resolution and infinite frequency hopping with phase coherence, continuity and reset options makes the device ideally suited for arbitrary waveform generation (AWG) and direct digital synthesis (DDS).

A JESD204C compatible serial interface with 8b/10b and 64b/66b encoding options has 2 receiver pairs capable of up to 12.8Gbps. The interface is JESD204C subclass-1 compliant for deterministic latency and multi-device synchronization through the use of SYSREF. The SYSREF Windowing feature allows for automatic SYSREF timing calibration.

7.2 Functional Block Diagrams




図 7-1. Dual Channel Device






図 7-2. Single Channel Device



7.3 Feature Description

This section describes the analog and digital features of the device.

7.3.1 DAC Output Modes

The DDS39RF10 および RFS10 consists of a multi-Nyquist DAC core capable of direct transmission through the third Nyquist zone. The high output frequency capabilities are enabled by specific output switching waveforms that alter the output waveform, changing the frequency response of the DAC to enhance the DAC images in alternate Nyquist zones. The desired switching waveforms can be selected through the serial interface. A list of modes along with their properties and uses are provided in 表 7-1. The responses shown in this section do not consider the effect of the DAC analog bandwidth or external passive or active signal chain components.

表 7-1. Summary of Multi-Nyquist Output Modes and Uses

DAC OUTPUT MODE	PASSES DC	Optimal Frequency Range	PEAK OUTPUT POWER ⁽¹⁾	Other
Non-return-to-zero (NRZ)	Yes	0 - F _{CLK} /2	0 dBFS	
Return-to-zero (RTZ)	Yes	0 - F _{CLK}	−6 dBFS	
Radio Frequency (RF)	No	F _{CLK} /2 - F _{CLK}	–2.8 dBFS	
Dual Edge Sampling (DES)	Yes	0 - F _{CLK}	0 dBFS	Duty cycle image at F _{CLK} - F _{OUT}

⁽¹⁾ Peak power here does not include the effect of analog output bandwidth due to parasitic passive components or external components

7.3.1.1 NRZ Mode

Non-return-to-zero (NRZ) mode is the standard zero-order hold mode. The timing diagram for NRZ mode is given in \boxtimes 7-3. The sample is output from the DAC on the CLK rising edge and held until the rising edge. This output waveform can be thought of as a rectangular filter in time domain resulting in a sinc response in the frequency domain. The result is a frequency response that has significant power loss in the 2nd and 3rd Nyquist zones and a null at the sampling rate and is meant for 1st Nyquist zone operation only. A plot of the frequency response of NRZ mode is shown in \boxtimes 7-4.




図 7-3. NRZ Mode Timing Diagram




図 7-4. NRZ Mode Output Frequency Response

7.3.1.2 RTZ Mode

Return-to-zero (RTZ) mode is similar to the standard zero-order hold mode used by DACs; however, the response adds a return-to-zero pulse for the second half of the sample period. The timing diagram for RTZ mode is given in $\mathbb Z$ 7-5. This output waveform can be thought of as a rectangular filter in time domain that is half the length of that which is used in NRZ mode, resulting in a sinc response that is expanded by two times in the frequency domain. The result is a frequency response with less power loss in the 2nd Nyquist zone and a null at twice the sampling rate. It can be used for 1st and 2nd Nyquist zone applications. The return-to-zero pulse provides flatter response through the first Nyquist zone at a tradeoff of 6dB lower peak power. A plot of the frequency response of RTZ mode is shown in $\mathbb Z$ 7-6.




図 7-5. RTZ Mode Timing Diagram




図 7-6. RTZ Mode Output Frequency Response

7.3.1.3 RF Mode

RF mode adds a mixing function to the DAC output by inverting the sample halfway through the sample period. The result is a sinc response that peaks and provides maximum flatness in the 2^{nd} Nyquist zone. The timing diagram for RF mode is given in \boxtimes 7-7. A plot of the frequency response of RF mode is shown in \boxtimes 7-8.




図 7-7. RF Mode Timing Diagram




図 7-8. RF Mode Output Frequency Response

7.3.1.4 DES Mode

Dual edge sampling (DES) mode outputs unique samples on both the rising and falling edge of CLK, doubling the sample rate for the same clock frequency. An extra digital interpolate by 2 stage is included in the device to enable a double sample rate.

An non-50% CLK duty cycle results in an image of the signal at F_{CLK} - F_{OUT}. Compared to NRZ mode with the same clock frequency, DES mode provides significant reduction in the image amplitude, reducing filter requirements. DES2XL uses an low pass 2x interpolation filter to increase from the single edge sample rate to dual edge sample rate, and supports output frequencies between 0 - 0.4*F_{CLK}. DES2XH uses a high pass interpolation filter, supporting output frequencies between 0.6 - 1.0*F_{CLK} with the same signal BW as DES2XL.




図 7-9. DES Mode Timing Diagram




図 7-10. DES Output Frequency Response

7.3.2 DAC Core

The device has two 16-bit DAC cores.

7.3.2.1 DAC Output Structure

The DAC core analog output structure is shown in 🗵 7-11 for one DAC channel. There is a differential termination resistance between the two current output pins, DACOUTx±. The current steering switch array connects to the output pins and steers current between the output pins based on the digital code. A constant DC current bias, I_{BIAS}, draws current from both outputs regardless of the digital code. The I_{BIAS} current is:

$$3mA \times 2^{CUR_2X_{EN}} (COARSE_CUR_x + 5)/20$$
 (1)

With a $3.6k\Omega$ resistor from RBIAS+ to RBIAS-.




図 7-11. Analog Output Structure

Examples of conversions from digital codes to currents on the IOUTx± outputs are given in 表 7-2. The currents shown in 表 7-2 include both the current steered portion and the bias currents on each leg.

DIGITAL CODE 2'S COMPLEMENT **OFFSET BINARY** IDACOUTX+ - IDACOUTX-IDACOUTX+ I_{DACOUTx}- $0.9999847 \times I_{FS} +$ $0.0000153 \times I_{FS} +$ 1111 1111 1111 1111 0.9999694 × I_{FS} 32767 0111 1111 1111 1111 I_{BIAS} I_{BIAS} 16384 0100 0000 0000 0000 1100 0000 0000 0000 $\frac{3}{4} \times I_{FS} + I_{BIAS}$ $\frac{1}{4} \times I_{FS} + I_{BIAS}$ $\frac{1}{2} \times I_{FS}$ 0 0000 0000 0000 0000 0000 0000 0000 0000 0 ½ × I_{FS} + I_{BIAS} $\frac{1}{2} \times I_{FS} + I_{BIAS}$ -163841100 0000 0000 0000 0100 0000 0000 0000 $\frac{1}{4} \times I_{FS} + I_{BIAS}$ $\frac{3}{4} \times I_{FS} + I_{BIAS}$ $-\frac{1}{2} \times |_{ES}$ -32768 1000 0000 0000 0000 0000 0000 0000 0000 $I_{FS} + I_{BIAS}$ $-I_{FS}$ I_{BIAS}

表 7-2. Example Digital Code to Analog Current Conversions

7.3.2.2 Full-Scale Current Adjustment

The total DAC output current is set through the external RBIAS resistor and the COARSE_CUR_A or COARSE_CUR_B and the FINE_CUR_A or FINE_CUR_B registers. There is a switched fullscale current and a static fullscale current. The switched current is divided between DACOUTA/B+ and DACOUTA/B- in proportion to the digital signal value at the DAC. The static current is fixed at the output of each ball DACOUTA/B+ and DACOUTA/B-.

The equation for the DAC switched output current is

$$I_{FSSWITCH} = \frac{3.6k\Omega}{R_{BIAS}} \times (5mA + 1mA*COARSE + 0.0156mA*FINE) \times 2^{CUR} + 2$$

where

- R_{bias} is the external bias resistor
- COARSE is the value of the register COARSE CUR A or COARSE CUR B (0 to 15)
- FINE is the value of register FINE_CUR_A or FINE_CUR_B (0 to 63)
- CUR_2X_EN is the value of register CUR_2X_EN (0 or 1)

The static current is a fixed fraction of the switched current

$$I_{\text{FSSTATIC}} = 0.235 \times I_{\text{FSSWITCH}}$$
 (3)



With a $3.6 \text{k}\Omega$ bias resistor, COARSE_CUR_A or COARSE_CUR_B = 15 and FINE_CUR_A or FINE_CUR_B = 31, I_{FSSWITCHED} is ~ 20.5mA and I_{FSSTATIC} ~ 4.82mA (on each ball + and -). Enabling CUR_2X_EN doubles the currents.

7.3.3 DEM and Dither

The device contains two optional features to improve non-linearity due to current segment and switch timing mismatch: Dynamic element Mixing (DEM) and dither.

The DAC core consists of

- 1. Thermometer encoded current sources/switches representing the upper MSBs
- 2. Thermometer encoded current sources/switches representing the middle bits (called ULSBs)
- 3. Binary weighted current sources/switches representing the lower LSBs.
- 4. Additional current sources/switches for dithering

DEM randomizes which MSB and ULSB current sources/switches are used to generate the output, which whitens the non-linearity due to mismatches between the current sources and switch timing. The DEM_DACA/B and DEM_ADJ registers control the frequency and amplitude of the shift in current sources/segments.

Dither add or subtracts 8 different digital code values to the digital data which are then canceled by switching additional current sources with the same amplitude. The digital data path is expanded so the full 16-bit range is maintained. The DITH_DACA/B registers control the frequency of the dither.

Using DEM generally improves low order harmonics near fullscale. Dither generally improves higher order harmonics near fullscale and all harmonics at lower digital amplitudes. Both DEM and dither increase the noise floor (both amplitude and phase) of the output due to the whitening of the non-linearity and the additional switching activity. This is reduced by DEM and dither settings with lower switching activity, that is. data dependent or reduced activity DEM. However, data dependent or reduced activity DEM is less effective at higher output frequencies. For data sheet specification testing in *Electrical Characteristics - AC Specifications*, data dependent DEM (DEM_ADJ = 1) is used below 750MHz and normal activity DEM (DEM_ADJ = 0) above 750MHz, but different settings (including disabling DEM and/or dither) can be tested and the best chosen based on the specific use case.

7.3.4 Offset Adjustment

The device allows an offset adjustment to the signal at the DAC output. The offset adjustment does NOT take away from the full 16-bit digital range of the DAC data.

The offset is set by the DAC_OFS[0] or DAC_OFS[1] register values for DACA and DACB, respectively. If dithering is enabled (see register DEM_DITH), the value is saturated to the range of ±128. If dithering is disabled, the value is saturated to the range ±3968. This makes sure that the primary DAC range will never be exceeded.

7.3.5 Clocking Subsystem

The device requires a clock running at a frequency equal to the DAC core sampling rate in NRZ, RTZ and RF modes, or at half of the DAC core sampling rate in DES mode. The clocking subsystem is shown in \boxtimes 7-12.




図 7-12. Device Clocking Subsystem

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

7.3.5.1 SYSREF Frequency Requirements

The SYSREF input period must be an integer multiple of all clocks in the part, including the LMFC/LEMC. The following table depicts the requirements for the SYSREF period:

表 7-3. Requirements for SYSREF period

Requirements on SYSREF Period	Reason				
SYSREF period must be a multiple of 16 CLK cycles.	DAC Encoder/DEM always operates with a F _{DAC} /16 clock that is aligned to SYSREF.				
SYSREF period must be a multiple of LT CLK cycles This constraint does not apply to DDS mode (DDS_EN=1).	Makes sure the SYSREF period is a multiple of the input sample period.				
SYSREF period must be a multiple of 4*LT*S/F CLK cycles. This constraint does not apply to DDS mode (DDS_EN=1).	Makes sure the SYSREF period is a multiple of the effective link layer clock period.				
SYSREF period must be a multiple of LT*S*K CLK cycles. This constraint does not apply to Subclass 0 mode (SUBCLASS=0) or DDS mode (DDS_EN=1)	Makes sure that SYSREF period is a multiple of the LMFC/LEMC period. Note that K=256*E/F in 64b/66b mode.				

7.3.5.2 SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing)

The SYSREF Windowing block is used to first detect the position of SYSREF relative to the input clock CLK± rising edge. Based on the window information, an optimum SYSREF sampling time is selected to maximize setup and hold timing margins relative to the input clock. In many cases, a single SYSREF sampling position SYSREF_SEL is sufficient to meet timing for all systems (device-to-device variation) and conditions (temperature and voltage variations). However, this feature can also be used by the system to expand the timing window by tracking the movement of SYSREF as operating conditions change or to remove system-to-system variation at production test by finding a unique optimal value at nominal conditions for each system.

This section describes proper usage of the SYSREF Windowing block (SYSREF RECV SLEEP must be programmed to 0). First, apply the device clock and SYSREF to the device. The location of SYSREF relative to the device clock cycle is determined and stored in the SYSREF_POS field. Each bit of SYSREF_POS represents a potential SYSREF sampling position. If a bit in SYSREF_POS is set to 1, then the corresponding SYSREF sampling position has a potential setup or hold violation. Upon determining the valid SYSREF sampling positions (the positions of SYSREF POS that are set to 0) the desired sampling position can be chosen by setting SYSREF_SEL to the value corresponding to that SYSREF_POS position. In general, the middle sampling position between two setup and hold instances is chosen. The determination of SYSREF SEL is performed at the nominal operating conditions of the system (temperature and supply voltage) to provide maximum margin for operating condition variations. This process can be performed at final test and the optimal SYSREF SEL setting can be stored for use at every system power up. Further, SYSREF POS can be used to characterize the skew between CLK± and SYSREF± over operating conditions for a system by sweeping the system temperature and supply voltages. For systems that have large variations in CLK± to SYSREF± skew, this characterization can be used to track the optimal SYSREF sampling position as system operating conditions change. In general, a single value can be found that meets timing over all conditions for well-matched systems, such as those where CLK± and SYSREF± come from a single clocking device.

The step size between each SYSREF_POS sampling position can be adjusted using SYSREF_ZOOM. When SYSREF_ZOOM is set to 0, the delay steps are coarser. When SYSREF_ZOOM is set to 1, the delay steps are finer. See the electrical specifications table for delay step sizes when SYSREF_ZOOM is enabled and disabled. In general, SYSREF_ZOOM is recommended to always be used (SYSREF_ZOOM = 1) unless a transition region (defined by 1's in SYSREF_POS) is not observed, which can be the case for low clock rates. Bits 0 and 19 of SYSREF_POS are always 1 because there is insufficient information to determine if these settings are close to a timing violation, although the actual valid window can extend beyond these sampling positions. The value programmed into SYSREF_SEL is the decimal number representing the desired bit location in SYSREF_POS. 表 7-4 lists some example SYSREF_POS readings and the optimal SYSREF_SEL settings. Although 20 sampling positions are provided by the SYSREF_POS status register, SYSREF_SEL only allows selection of the first 16 sampling positions, corresponding to SYSREF_POSbits 0 to 15. The additional SYSREF POS status bits are intended only to provide additional knowledge of the SYSREF valid window. In



general, lower values of SYSREF_SEL are selected because of delay variation over supply voltage, however in the fourth example a value of 14 provides additional margin and can be selected instead.

If SYSREF_PS_EN is set to 0, only the last SYSREF edge is used for the SYSREF_POS values. Setting SYSREF_PS_EN to 1 enables an "infinite persistence" mode, where if any SYSREF edge since SYSREF_PS_EN is enabled has a 1 in a position, the SYSREF_POS value is set to one. This provides worst case values for SYSREF_POS to select the optimum SYSREF_SEL setting.

表 7-4. Examples of SYSREF_POS Readings and SYSREF_SEL Selections

	OPTIMAL SYSREF SEL				
0x092[3:0] (positions 19-16)	0x091[7:0] ⁽¹⁾ (positions 15-8)	0x090[7:0] ⁽¹⁾ (positions 7-0)	SETTING		
b1000	b011000 <u>00</u>	b00011001	8 or 9		
b1000	P000 <u>0</u> 0000	b00110001	12		
b1000	b01100000	b <u>00</u> 000001	6 or 7		
b1000	b0 <u>0</u> 000011	b000 <u>0</u> 0001	4 or 14		
b1100	b01100011	b0 <u>0</u> 011001	6		

(1) Underlined <u>0</u> indicates the bits that are selected, as given in the last column of this table.

To use SYSREF Windowing:

- 1. Apply SYSREF and CLK
- 2. Set SYSREF RECV SLEEP = 0 and SYSREF ZOOM = 1
- 3. If persistence is desired, set SYSREF_PS_EN = 1 and allow many SYSREF transitions for SYSREF_POS to build.
- Read SYSREF_POS and determine a proper setting for SYSREF_SEL, as shown above. If a proper sampling point cannot be determined, set SYSREF_ZOOM = 0 and retry.
- 5. Once a proper value for SYSREF_SEL is applied, program SYSREF_PROC_EN = 1 and SYSREF ALIGN EN = 1.
- 6. SYSREF is now being properly processed by the device and the user can proceed to use the JESD204C interface (or other functionality) that relies on SYSREF.
- 7. SYSREF may need to be adjusted over large temperature or supply voltage swings, depending on the input clock frequency. The SYSREF invalid window dependence on temperature (t_{INV(TEMP)}) and VA11 supply voltage (t_{INV(VA11)}) is given in セクション 6.8. To adjust SYSREF_SEL to track shifts in SYSREF relative to the input clock, the following steps can be looped (that is, in background during operation of the JESD204C link):
 - a. If persistence is desired, clear and then set SYSREF_PS_EN, and allow many SYSREF transitions for the SYSREF_POS data to build.
 - b. Read SYSREF_POS and determine a new value for SYSREF_SEL (but do not program it yet). The procedure to incrementally adjust SYSREF_SEL should prefer values that are closer to the previousSYSREF_SEL value rather than selecting the smallest valid SYSREF_SEL value. This helps make sure that the original valid window is selected and tracked rather than selecting a different window which would cause clock realignment to occur.
 - c. Program SYSREF_PROC_EN = 0. Write the new SYSREF_SEL value, and then set SYSREF PROC_EN = 1. The new SYSREF_SEL value is now used by the device.
 - d. Wait for some period of time, then return to step 7a above.

7.3.6 Digital Signal Processing Blocks

The digital signal processing blocks are shown in \boxtimes 7-13. The device includes four digital up-converter (DUC) blocks supporting four complex (IQ) input streams that can be combined at different RF frequencies. The four DUCs can be flexibly assigned and summed together for either DAC output in the channel bonder. The final signal processing block is a extra interpolate by 2 filter for use with DES2XL/H mode.

表 7-5 and 表 7-6 list the available modes for single channel and dual channel outputs, respectively.




図 7-13. DUC Block with real output

表 7-5. DSP Modes with Single Output Signal

						<u> </u>			
Input Steams	LT (Interpolati on)	NCO_EN	DUC_FORMAT	DAC_SRC0 value	MXMODE0/ 1	Description			
1	1	0	Real	0x1	NRZ, RTZ, RF, DES2x	Single channel mode (no up-conversion).			
2, 4, 6 or 8	2-256x	1	Real	0x1, 0x3, 0x7, 0xF		111AC SECTIONS OF FOR 1 2 3 OF A LITTLE			

These modes only produce one output signal, so only one DAC is required. The table shows the programming to use DACA (MXMODE1 should be set to disabled). The user may elect to use DACB instead by programming DAC_SRC1 and MXMODE1 (and setting MXMODE0 to disabled). The user may also program DAC_SRC1=DAC_SRC0 and MXMODE1=MXMODE0 and then tie the DAC outputs together to get more output power.

表 7-6. DSP Modes with Dual Output Signal

	27 of 201 modes with 2 day output original										
Input Steams	LT (Interpola tion)	NCO_EN	DUC_FO RMAT	DAC_SRC0 value			Description				
2	1	0	N/A	0x1	0x2	NRZ, RTZ, RF, DES2x	Dual channel mode (no up-conversion)				
2, 4, 6 or 8	2-256x	1	Real	any bits set	any bits set	NRZ, RTZ, RF, DES2x	1-4 DUC channels with two real outputs				
2	2-256x	1 or 0	Complex	0x1	0x4	NRZ, RTZ, RF, DES2x	DUC channel with complex output: DACA outputs real samples DACB outputs imaginary samples				
4	2-256x	1 or 0	Complex	0x3	0xC	NRZ, RTZ, RF, DES2x	2 DUC channels with complex output				

These modes produce two output signals (and uses both DACs). The user may elect to swap the values programmed into DAC_SRC0 and DAC_SRC1 to swap the output signals. Typically MXMODE0 and MXMODE1 are set to the same setting, however this is not required.

7.3.6.1 Digital Upconverter (DUC)

Each DUC interpolates the I and Q signals by factors ranging from LT = 2, 3, 4, 6, 8, 12, 16, 24, 32, 48, 64, 96, 128, 192 and 256. The resulting up-converted baseband I/Q signal is then multiplied by a complex sinusoid



generated by the numerically controlled oscillator (NCO) to mix the signal to the desired carrier frequency for output from the DAC. The interpolation factors supported vs the number of DUCs enabled is listed in 表 7-7.

表 7-7. Supported Interpolation Factors vs Number of DUCs Enabled

Number of Streams (JESD_M)	Interpolation Factors Supported (LT)	DUCs Enabled
2	2-256x	DUC0
4	4-256x	DUC0, DUC1
6	8-256x	DUC0, DUC1, DUC2
8	8-256x	DUC0, DUC1, DUC2, DUC3

The NCOs and mixer can be bypassed, essentially setting the frequency and phase to 0, in which case the I input passes to the I output and the Q input passes to the Q output.

7.3.6.1.1 Interpolation Filters

The first operation of the DUC is to interpolate the input signal to a higher data rate. The available interpolation options are summarized in $\frac{1}{8}$ 7-8. The sampling rate of the input signal is multiplied by the specified interpolation amount to determine the DAC output rate, subject to the maximum sample rate for the DDS39RF10 $\frac{1}{8}$ KFS10. These rates do not include the optional 2x interpolation for DES mode. For interpolations rates 6x and below, a reduced number of DUC channels are available.

表 7-8. Summary of Interpolation Options

INTERPOLATION	Maximum Number of DUC channels
2x	1
3x	1
4x	2
6x	2
8x	4
12x	4
16x	4
24x	4
32x	4
48x	4
64x	4
96x	4
128x	4
192x	4
256x	4

Each DUC contains multiple 2x or 3x interpolating filters. The filter coefficients for each filter are listed in 表 7-9 and the filters used for each interpolation factor are shown in 表 7-10. The interpolation filter composite responses are given in 27-14 to 27-14. The filters are designed to provide a passband bandwidth of 80% on the input bandwidth and passband ripple less than 0.01 dB. The stopband attenuation is greater than 90 dB for any signal within the passband.

表 7-9. Interpolation Filter Coefficients

Filter	Coefficients (Center Tap in Bold)								
fir1	[6 0 -19 0 47 0 -100 0 192 0 -342 0 572 0 -914 0 1409 0 -2119 0 3152 0 -4729 0 7420 0 -13334 0 41527 65536 41527 0 -13334 0 7420 0 -4729 0 3152 0 -2119 0 1409 0 -914 0 572 0 -342 0 192 0 -100 0 47 0 -19 0 6]*2 ⁻¹⁶								
fir2	[-12 0 84 0 -336 0 1006 0 -2691 0 10141 16384 10141 0 -2691 0 1006 0 -336 0 84 0 -12]*2 ⁻¹⁴								
fir3	[29 0 -214 0 1209 2048 1209 0 -214 0 29]*2 ⁻¹¹								

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated




表 7-9. Interpolation Filter Coefficients (続き)

Filter	Coefficients (Center Tap in Bold)
fir4	[3 0 -25 0 150 256 150 0 -25 0 3]*2-8
fir5	[-1 0 9 16 9 0 -1]*2 ⁻⁴
fir_3x	-38 -38 0 83 117 0 -214 -281 0 464 584 0 -900 -1102 0 1612 1929 0 -2713 -3190 0 4346 5040 0 -6699 -7684 0 10023 11408 0 -14701 -16661 0 21389 24260 0 -31417 -35960 0 48101 56540 0 -82781 -105224 0 215190 432780 524288 432780 215190 0 -105224 -82781 0 56540 48101 0 -35960 -31417 0 24260 21389 0 -16661 -14701 0 11408 10023 0 -7684 -6699 0 5040 4346 0 -3190 -2713 0 1929 1612 0 -1102 -900 0 584 464 0 -281 -214 0 117 83 0 -38 -38]*2-19

表 7-10. Filters Used vs. DUC Interpolation Factor

DUC Interpolation Factor (L _{DUC})	Filters Used	Filters Used in DUC												
	1 st Filter	2 nd Filter	3 rd Filter	4 th Filter	5 th Filter	6 th Filter	7 th Filter	8 th Filter						
2x	fir1													
3x	fir_3x													
4x	fir1	fir2												
6x	fir_3x	fir2												
8x	fir1	fir2	fir3											
12x	fir_3x	fir2	fir3											
16x	fir1	fir2	fir3	fir4										
24x	fir_3x	fir2	fir3	fir4										
32x	fir1	fir2	fir3	fir4	fir5									
48x	fir_3x	fir2	fir3	fir4	fir5									
64x	fir1	fir2	fir3	fir4	fir5	fir5								
96x	fir_3x	fir2	fir3	fir4	fir5	fir5								
128x	fir1	fir2	fir3	fir4	fir4	fir5	fir5							
192x	fir_3x	fir2	fir3	fir4	fir4	fir5	fir5							
256x	fir1	fir2	fir3	fir4	fir4	fir4	fir5	fir5						








図 7-15. 2x Interpolation Filter Passband Response













図 7-23. 8x Interpolation Filter Passband Response







図 7-24. 12x Interpolation Filter Response

図 7-25. 12x Interpolation Filter Passband Response








図 7-26. 16x Interpolation Filter Response

図 7-27. 16x Interpolation Filter Passband Response














7.3.6.1.2 Numerically Controlled Oscillator (NCO)

Each DUC has an NCO block that is capable of phase continuous frequency hopping and phase coherent frequency hopping through a NCO with 64-bit frequency and 16-bit phase words. The NCO provides the complex sinusoid that is used for the complex mixing operation. The NCOs can also be used with DDS mode to generate a tone without using the DUC filter path.

The NCO updates modes are either Phase-continuous (see Phase-continuous NCO Update Mode), Phase-coherent (see Phase-coherent NCO Update Mode or Phase-sync (see Phase-sync NCO Update Mode).

The NCO frequency is written to the NCO frequency word register setting through either the standard SPI interface or through the Fast Reconfiguration (FR) interface, which allows for faster frequency updates. The frequency update occurs either as soon as the new frequency word is written or once triggered by the chosen trigger source. Available trigger sources are a SPI register, the SYSREF signal or by replacing the LSB of the I input signal with a sync signal (determined by the NCO SYNC SRC register).

7.3.6.1.2.1 Phase-Continuous NCO Update Mode

In phase-continuous NCO update mode, the phase frequency is updated without reset of the phase accumulator, which maintains the current sinusoid phase when changing frequency to reduce discontinuities in the output response. Phase Continuous NCO Mode operation is demonstrated in $\boxed{2}$ 7-44 and selected by programming NCO_CONT = 1 and NCO_AR = 0.




図 7-44. Example Phase Continuous NCO Mode Operation

7.3.6.1.2.2 Phase-coherent NCO Update Mode

The phase-coherent NCO update mode, the frequency word is updated and is multiplied by a counter to update the accumulator. This allows the phase for a particular frequency to be "coherent" with the previous usage of the frequency as if the NCO had never been tuned away from that frequency. Since the phase information is maintained by the counter, any frequency can be phase coherent. Phase Coherent NCO Mode operation is demonstrated in ☒ 7-45 and selected by programming NCO_CONT = 0 and NCO_AR = 0. If alignment between multiple devices is required, then NCO_AR must be programmed to 1 during the initial NCO synchronization to align the master accumulator for all devices.




図 7-45. Example Phase Coherent NCO Mode Operation

7.3.6.1.2.3 Phase-sync NCO Update Mode

In Phase-sync NCO update mode, the frequency word is updated (if it changed) and the accumulator is reset. This mode can be used to align the NCOs across multiple devices by providing a synchronization signal simultaneously across all devices. This mode is selected by programming NCO_AR = 1.

7.3.6.1.2.4 NCO Synchronization

Many systems required synchronization between DAC channels including the phase of the internal NCOs when using digital up-conversion features. Further, frequency hopping systems may have additional requirements for synchronized frequency hopping to maintain NCO synchronization during changes in NCO frequency. The device has a number of ways to update NCO changes. These include:

- · Synchronization through the LSB of the "I" input of DUC0 in the JESD204C input data stream
- Synchronization through SYSREF
- Update through SPI SYNC register bit

59

· Update on the rising edge of FRCS of the FRI interface if the FRS bit is set.

The method used for NCO synchronization is controlled through the register setting.

The JESD204C LSB approach allows the synchronization information to be embedded in the input data and can therefore be easily controlled by the data source (that is, FPGA). By controlling the timing of the synchronization bit across multiple devices, multi-device synchronization can be achieved.

Synchronization by issuing a SYSREF pulse requires a DC coupled SYSREF interface and the ability to issue a single SYSREF pulse unless the NCO frequency is an integer multiple of the SYSREF frequency. Many systems will use AC coupled SYSREF signals which eliminates the ability to reliably issue a single SYSREF pulse. Careful timing of the SPI interface, especially for very slow SYSREF signals (< 10 MHz), may make masking and unmasking of SYSREF at multiple devices possible, however it is not characterized since the SPI path is asynchronous.

With SPI_SYNC synchronization, all NCOs within the device can be updated simultaneously.

7.3.6.1.2.4.1 JESD204C LSB Synchonization

The NCO blocks can be synchronized using the LSB of the "I" input of the DUC0 channel on the JESD204C interface in complex input JMODES. Control bits that replace the LSB of the data samples are used to reset the NCO phase or an NCO frequency change. 表 7-11 show how the SYNC bit replaces the I sample LSB when using LSB replacement. The LSB replacement mode is enabled when the SPI_SYNC register bit is high while NCO_SYNC_SRC is set to 3. To trigger the event, the LSB must be low for 4 or more consecutive samples, and then high for 4 consecutive samples. The sync coincides with the 4th high sample arriving at the DUC0 input. When using the SPI interface to update the NCO frequency word, the user must set SPI_SYNC back to 0 to change back to the LSB representing I sample data. When using the FR interface to update the NCO, the LSB changes back to representing the I sample data after the synchronization event is triggered.

表 7-11. Bit Assignment using LSB Replacement

BIT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I Sample	I[15:1]									Sync						
Q Sample		Q[15:0]														

7.3.6.1.2.5 NCO Mode Programming

 \pm 7-13 and \pm 7-12 show the register programming for the different NCO modes. Each NCO[n] can have separate mode selection.

表 7-12. NCO Programming: SPI Usage (FR EN = 0)

NCO_AR[n]	NCO_CONT[n]	Mode
0	0	Phase Coherent
0	1	Phase Continuous
1	0	Phase Reset
ľ	1	Filase Neset

表 7-13. NCO Programming: FRI Usage (FR EN = 1)

FR_NCO_AR[n]	NCO_CONT[n]	Mode
0	0	Phase Coherent
U	1	Phase Continuous
1	0	Phase Reset
	1	Filase Reset

7.3.6.1.3 Mixer Scaling

The DUC mixer support complex to complex or complex to real mixing of the complex interpolated input signal with the NCO frequency. The scaling in the mixer is exactly 1:1, so a fullscale 16-bit (absolute amplitude =

を送信 Copyright © 2024 Texas Instruments Incorporated



32767) complex tone results in a fullscale real or complex tone at the output. If the input absolute value of the complex amplitude exceeds 32767 the mixer saturates, resulting in a corrupted waveform. This is illustrated in 🗵 7-46, which shows the valid circular region in white and invalid corners in grey.




図 7-46. Mixer Saturation Region for the 16-bit Complex Input

7.3.6.2 Channel Bonder

The channel bonder sits after the DUC blocks and is used to combine the outputs of the DUCs. A block diagram for one DAC channel is shown in Z 7-47. The DUC outputs can be scaled by 1 (0 dB), 0.5 (-6 dB) or 0.25 (-12 dB) as set by the DUC GAIN registers to prevent saturation when summing the signals. The signals are summed at full precision as determined by the settings of the DAC SRC registers, and then saturation and rounding occurs on the combined signal. When the DUC outputs are real, up to four DUCs are available to be combined for each DAC. When the DUC outputs are complex, only two DUCs are available per DAC. The channel bonder can combine any combination of the real or complex DUC outputs for each DAC.






図 7-47. Channel Bonder Block Diagram


7.3.6.3 DES Interpolator

The output of the summation block or the non-interpolated input signal can optionally be interpolated by 2x by the DES interpolator to double the sample rate for DES2XL and DES2XH output modes. The DES interpolator has a passband bandwidth of 80%, stopband attenuation of 54dB and ripple less than ± 0.02 dB. The DES interpolator can operate as high pass (DES2XH) or low pass (DES2XL) with an inverted spectrum. The DES2X filter coefficients are listed in \pm 7-14 and the responses are shown in \pm 7-48, with the passband ripple for DES2XL shown in \pm 7-49. The sample rate after interpolation is 2^*f_{CLK} due to having samples on both the rising and falling edges, so the x-axis in \pm 7-48 covers the Nyquist zone.

表 7-14. DES2X Filter Coefficients

Filter	Coefficients (center tap is in bold)
DES2X	[-9 0 19 0 -39 0 70 0 -122 0 211 0 -403 0 1293 2048 1293 0 -403 0 211 0 -122 0 70 0 -39 0 19 0 -9]*2 ⁻¹¹





7.3.7 JESD204C Interface

The devices uses a JESD204C high-speed serial interface to transfer data from the logic device to the receiving DAC. The device serial lanes are capable of operating with both 8b/10b encoding and 64b/66b encoding. The JESD204C formats using 8b/10b encoding are backwards compatible with existing JESD204B receivers. A maximum of 2 lanes can be used to lower lane rates for interfacing with speed limited logic devices. There are a few differences between 8b/10b and 64b/66b encoding, which is highlighted throughout this section. \boxtimes 7-50 shows a simplified block diagram of the 8b/10b encoded JESD204C interface and \boxtimes 7-51 shows a simplified block diagram of the 64b/66b encoded JESD204C interface.




図 7-50. Simplified JESD204C Interface Diagram with 8b/10b Encoding






図 7-51. Simplified JESD204C Interface Diagram with 64b/66b Encoding

Not all optional features of JESD204C are supported by the device. The list of features that are supported and the features that are not supported is provided in $\frac{1}{2}$ 7-15

LETTER IDENTIFIER	FEATURE	SUPPORTED BY DEVICE?
a	8b/10b link layer	Yes
b	64b/66b link layer	Yes
С	64b/80b link layer	No
d	The command channel when using 64b/66b or 64b/80b link layer	No
е	Forward error correction (FEC) when using the 64b/66b or 64b/80b link layer	No
f	CRC3 when using the 64b/66b or 64b/80b link layer	No
g	A physical SYNC pin when using the 8b/10b link layer	Yes
h	Subclass 0	Yes
i	Subclass 1	Yes
j	Subclass 2	No
k	Lane alignment within a single link	Yes
I	Subclass 1 with support for lane alignment on a multipoint link by means of the MULTIREF signal	No
m	SYNC interface timing compatible with JESD204A	Yes
n	SYNC interface timing compatible with JESD204B	Yes

表 7-15. Declaration of Supported JESD204C Features

The various signals used in the JESD204C interface and the associated device pin names are summarized briefly in $\frac{1}{2}$ 7-16 for reference.

表 7-16. Summary of JESD204C Signals

SIGNAL NAME	DEVICE PIN NAMES	DESCRIPTION
Data	6SRX±, 14SRX±	High-speed serialized data after 8b/10b or 64b/66b encoding that is received by the SerDes receivers.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

表 7-16. Summary of JESD204C Signals (続き)

	Street Carrier (1982)	
SIGNAL NAME	DEVICE PIN NAMES	DESCRIPTION
SYNC	SYNC	Link initialization signal (handshake), toggles low to start code group synchronization (CGS) process. Not used for 64B/66B encoding modes.
Device clock	CLK+, CLK-	DAC sampling clock, also used for clocking digital logic and SerDes receivers.
SYSREF	SYSREF+, SYSREF-	System timing reference used to deterministically reset the internal local multiframe clock (LMFC) or local extended multiblock clock (LEMC) counters in each JESD204C device

7.3.7.1 Deviation from JESD204C Standard

JESD204C section 4.3.4 requires subclass 1 devices to be able to measure the amount of device clock cycles by which the detected active edge of the SYSREF signal deviates from its expected position and not to re-align the LMFC/LEMC if the deviation from the expected position is less than a programmable number of device clock cycles. This design does not contain this feature, but is compliant with JESD204B in this regard. The LMFC and other supporting clocks are aligned to the detected SYSREF if the JESD204C subsystem and SYSREF processor are enabled (and SYSREF ALIGN EN=1).

7.3.7.2 Transport Layer

In the transmitter (logic device) the transport layer takes samples from the application layer and maps the samples into octets inside of frames. The frames are then mapped onto the available SerDes lanes. In the receiver (DAC) the transport layer performs the inverse operation to extract samples from the serialized data. The mapping of octets into frames and frames onto lanes is defined by the transport layer settings such as L, M, F, S, N and N'. An octet is 8 bits (before 8b/10b or 64b/66b encoding), a frame consists of F octets and the frames are mapped onto L lanes. Samples are N bits, but sent as N' bits across the link. The samples come from M converters and there are S samples per converter per frame cycle.

There are a number of predefined transport layer modes in the device that are defined in JESD204C Interface Modes. The various configuration parameters for JESD204C block are defined in JESD204C Interface Parameter Definitions.

The link layer further maps the frames into multiframes.

7.3.7.3 Scrambler and Descrambler

A data descrambler is available in the DAC device to descramble the data after reception. Scrambling is used to remove the possibility of spectral peaks in the transmitted data due to repetitive data streams. The scrambler is optional for 8b/10b encoded mode, however it is mandatory for 64b/66b encoded mode to have sufficient spectral content for clock recovery and adaptive equalization. The scrambler operates on the data before encoding, such that the 8b/10b scrambler scrambles the 8-bit octets before 10-bit encoding and the 64b/66b scrambler scrambles the 64-bit block before the sync header insertion (66-bit encoding). The JESD204C receiver automatically synchronizes its descrambler to the incoming scrambled data stream. For 8b/10b encoding, the initial lane alignment sequence (ILAS) is never scrambled. The descrambler can be enabled by setting SCR for 8b/10b encoding mode, but it is automatically enabled in 64b/66b mode. The scrambling polynomial is different for 8b/10b encoding and 64b/66b encoding schemes as defined by the JESD204C standard.

7.3.7.4 Link Layer

The link layer serves multiple purposes in JESD204C for both 8b/10b and 64b/66b encoding modes, however there are some differences in implementation for each encoding scheme. In general, the link layer responsibilities include scrambling of the data (see Scrambler and Descrambler), establishing the code (8b/10b)



or block (64b/66b) boundaries and the multiframe (8b/10b) or multiblock (64b/66b) boundaries to deskew the Serdes lanes, initializing the link, encoding the data, and monitoring the health of the link.

7.3.7.5 Physical Layer

The devices JESD204C physical layer contains 16 SerDes receivers. Each SerDes lane has a Continuous Time Linear Equalizer (CTLE) for channel loss equalization.

7.3.7.6 Serdes PLL Control

The Serdes recievers work over a wide frequency range if various parameters are altered. Before setting JESD_EN, the user must program various parameters for the Serdes receivers to work. The parameters are adjusted to maintain all these constraints:

- 1. The VCO clock frequency (F_{VCO}) must be between 1.5625 GHz and 3.2 GHz.
- 2. When the VCO clock frequency (F_{VCO}) is below 2.17 GHz, VRANGE must be set.
- 3. The REFDIV, MPY and RATE settings are all associated with a frequency change. The product of all the frequency changes must match the R value for the selected JMODE.
- 4. Settings with a higher PLL reference clock (and smaller MPY multiplier) are preferred.




図 7-52. Serdes Clock Frequency Generation



表 7-17. PLL Configuration Table for 8b/10b Encoding Modes

R decimal	CLK Range (F _{CLK})		Register Values to Program				Actual Frequency Multipliers		
(fraction)	(GHz)	REFDIV	MPY	RATE	VRANGE	REFDIV	MPY	RATE	(Gbps)
0.3125 (40/128)	2.5-5.12	0x08	0x14	0x3	F _{CLK} <3.472GHz	1/8	5	0.5	0.78125 – 1.6
0.3125 (40/128)	5.0-10.24	0x10	0x14	0x2	F _{CLK} <6.994GHz	1/16	5	1	1.5625 – 3.2
0.3125 (40/128)	10.0-12.8	0x20	0x14	0x1	1	1/32	5	2	3.125 – 4.0
0.4167 (40/96)	1.88-3.84	0x06	0x14	0x3	F _{CLK} <2.604GHz	1/6	5	0.5	0.78125 – 1.6
0.4167 (40/96)	3.75-7.68	0x0C	0x14	0x2	F _{CLK} <5.208GHz	1/12	5	1	1.5625 – 3.2
0.4167 (40/96)	7.50-12.8	0x18	0x14	0x1	F _{CLK} <10.416GHz	1/24	5	2	3.125 - 5.333
0.625 (40/64)	1.25-2.56	0x04	0x14	0x3	F _{CLK} <1.736GHz	1/4	5	0.5	0.78125 – 1.6
0.625 (40/64)	2.5-5.12	0x08	0x14	0x2	F _{CLK} <3.472GHz	1/8	5	1	1.5625 – 3.2
0.625 (40/64)	5.00-10.24	0x10	0x14	0x1	F _{CLK} <6.994GHz	1/16	5	2	3.125 – 6.4
0.625 (40/64)	10.00-12.8	0x20	0x14	0x0	1	1/32	5	4	6.25 - 8.0
0.833 (40/48)	0.94-1.92	0x03	0x14	0x3	F _{CLK} <1.302GHz	1/3	5	0.5	0.78125 – 1.6
0.833 (40/48)	1.88-3.84	0x06	0x14	0x2	F _{CLK} <2.604GHz	1/6	5	1	1.5625 – 3.2
0.833 (40/48)	3.75-7.68	0x0C	0x14	0x1	F _{CLK} <5.208GHz	1/12	5	2	3.125 – 6.4
0.833 (40/48)	7.50-12.8	0x18	0x14	0x0	F _{CLK} <10.416GHz	1/24	5	4	6.25 - 10.667
1 (40/40)	0.781-1.6	0x02	0x10	0x3	F _{CLK} <1.085GHz	1/2	4	0.5	0.78125 – 1.6
1 (40/40)	1.5625-3.2	0x04	0x10	0x2	F _{CLK} <2.17GHz	1/4	4	1	1.5625 - 3.2
1 (40/40)	3.125-6.4	0x08	0x10	0x1	F _{CLK} <4.34GHz	1/8	4	2	3.125 – 6.4
1 (40/40)	6.25-12.8	0x10	0x10	0x0	F _{CLK} <8.68GHz	1/16	4	4	6.25 – 12.8
1.25 (40/32)	0.625-1.28	0x02	0x14	0x3	F _{CLK} <0.868GHz	1/2	5	0.5	0.78125 – 1.6
1.25 (40/32)	1.25-2.56	0x04	0x14	0x2	F _{CLK} <1.736GHz	1/4	5	1	1.5625 – 3.2
1.25 (40/32)	2.5-5.12	0x08	0x14	0x1	F _{CLK} <3.472GHz	1/8	5	2	3.125 – 6.4
1.25 (40/32)	5.0-10.24	0x10	0x14	0x0	F _{CLK} <6.994GHz	1/16	5	4	6.25 – 12.8
1.667 (40/24)	0.47-0.96	0x03	0x28	0x3	F _{CLK} <0.651GHz	1/3	10	0.5	0.78125 – 1.6
1.667 (40/24)	0.94-1.92	0x03	0x14	0x2	F _{CLK} <1.302GHz	1/3	5	1	1.5625 – 3.2
1.667 (40/24)	1.88-3.84	0x06	0x14	0x1	F _{CLK} <2.604GHz	1/6	5	2	3.125 – 6.4
1.667 (40/24)	3.75-7.68	0x0C	0x14	0x0	F _{CLK} <5.208GHz	1/12	5	4	6.25 – 12.8
2 (40/20)	0.781-1.6	0x02	0x10	0x2	F _{CLK} <1.085GHz	1/2	4	1	1.5625 – 3.2
2 (40/20)	1.5625-3.2	0x04	0x10	0x1	F _{CLK} <2.17GHz	1/4	4	2	3.125 – 6.4
2 (40/20)	3.125-6.4	0x08	0x10	0x0	F _{CLK} <4.34GHz	1/8	4	4	6.25 – 12.8
2.5 (40/16)	0.625-1.28	0x02	0x14	0x2	F _{CLK} <0.868GHz	1/2	5	1	1.5625 - 3.2
2.5 (40/16)	1.25-2.56	0x04	0x14	0x1	F _{CLK} <1.736GHz	1/4	5	2	3.125 – 6.4
2.5 (40/16)	2.5-5.12	0x08	0x14	0x0	F _{CLK} <3.472GHz	1/8	5	4	6.25 – 12.8
3.3333 (40/12)	0.47 - 0.96	0x03	0x28	0x2	F _{CLK} <0.651GHz	1/3	10	1	1.5625 – 3.2
3.3333 (40/12)	0.94 – 1.92	0x03	0x14	0x1	F _{CLK} <1.302GHz	1/3	5	2	3.125 – 6.4
3.3333 (40/12)	1.88 – 3.84	0x06	0x14	0x0	F _{CLK} <2.604GHz	1/6	5	4	6.25 – 12.8
4 (40/10)	0.781 – 1.6	0x02	0x10	0x1	F _{CLK} <1.085GHz	1/2	4	2	3.125 - 6.4
4 (40/10)	1.5625 – 3.2	0x04	0x10	0x0	F _{CLK} <2.17GHz	1/4	4	4	6.25 – 12.8
5 (40/8)	0.625-1.28	0x02	0x14	0x1	F _{CLK} <0.868GHz	1/2	5	2	3.125 – 6.4
5 (40/8)	1.25-2.56	0x04	0x14	0x0	F _{CLK} <1.736GHz	1/4	5	4	6.25 – 12.8

表 7-18. PLL Configuration Table for 64b/66b Encoding Modes

R decimal (fraction) CLK Range (F _{CLK})			Register V	alues to Progra	am	Actual Frequency Multipliers			Lane Bit Rate (F _{BIT})
	(GHz)	REFDIV	MPY	RATE	VRANGE	REFDIV	MPY	RATE	(Gbps)
0.515625 (33/64)	6.06 – 12.41	0x20	0x21	0x1	F _{CLK} <8.417GHz	1/32	8.25	2	3.125 – 6.4
0.6875 (33/48)	4.55 – 9.31	0x18	0x21	0x1	F _{CLK} <6.313GHz	1/24	8.25	2	3.125 – 6.4
0.6875 (33/48)	9.09 – 12.8	0x30	0x21	0x0	F _{CLK} <12.625GHz	1/48	8.25	4	6.25 - 8.8
0.825 (33/40)	3.79 – 7.76	0x14	0x21	0x1	F _{CLK} <5.261GHz	1/20	8.25	2	3.125 – 6.4
0.825 (33/40)	7.58 – 12.8	0x28	0x21	0x0	F _{CLK} <10.521GHz	1/40	8.25	4	6.25 – 10.56
1.03125 (33/32)	3.03 – 6.21	0x10	0x21	0x1	F _{CLK} <4.208GHz	1/16	8.25	2	3.125 – 6.4
1.03125 (33/32)	6.06 – 12.41	0x20	0x21	0x0	F _{CLK} <8.417GHz	1/32	8.25	4	6.25 – 12.8
1.375 (33/24)	2.27 – 4.65	0x0C	0x21	0x1	F _{CLK} <3.156GHz	1/12	8.25	2	3.125 – 6.4
1.375 (33/24)	4.55 – 9.31	0x18	0x21	0x0	F _{CLK} <6.313GHz	1/24	8.25	4	6.25 – 12.8
1.65 (33/20)	1.89 – 3.88	0x0A	0x21	0x1	F _{CLK} <2.630GHz	1/10	8.25	2	3.125 – 6.4



表 7-18. PLL Configuration Table for 64b/66b Encoding Mo	odes (続き)
---	-----------

R decimal (fraction)			Register V	alues to Progra	am	Actual Frequency Multipliers			Lane Bit Rate (F _{BIT})
	(GHz)	REFDIV	MPY	RATE	VRANGE	REFDIV	MPY	RATE	(Gbps)
1.65 (33/20)	3.79 – 7.76	0x14	0x21	0x0	F _{CLK} <5.261GHz	1/20	8.25	4	6.25 – 12.8
2.0625 (33/16)	1.52 – 3.10	0x08	0x21	0x1	F _{CLK} <2.104GHz	1/8	8.25	2	3.125 – 6.4
2.0625 (33/16)	3.03 – 6.21	0x10	0x21	0x0	F _{CLK} <4.208GHz	1/16	8.25	4	6.25 – 12.8
2.75 (33/12)	1.14 – 2.33	0x06	0x21	0x1	F _{CLK} <1.578GHz	1/6	8.25	2	3.125 – 6.4
2.75 (33/12)	2.27 – 4.65	0x0C	0x21	0x0	F _{CLK} <3.156GHz	1/12	8.25	4	6.25 – 12.8
3.3 (33/10)	0.95 – 1.94	0x05	0x21	0x1	F _{CLK} <1.315GHz	1/5	8.25	2	3.125 – 6.4
3.3 (33/10)	1.89 – 3.88	0x0A	0x21	0x0	F _{CLK} <2.630GHz	1/10	8.25	4	6.25 – 12.8
4.125 (33/8)	0.76 – 1.55	0x04	0x21	0x1	F _{CLK} <1.052GHz	1/4	8.25	2	3.125 – 6.4
4.125 (33/8)	1.52 – 3.10	0x08	0x21	0x0	F _{CLK} <2.104GHz	1/8	8.25	4	6.25 – 12.8

7.3.7.7 Serdes Crossbar

The device includes a crossbar immediately after coming out of the PHY that allows mapping of signals between lanes to simplify PCB routing between the Tx and Rx which could save PCB complexity or shorten the traces (reduce loss). See LANE SEL n.

The physical layer lanes (6SRX±, 14SRX±) must be routed to the appropriate JESD204C lanes (JESD0 to JESD15) based on the lanes defined in the bit packing diagrams shown in JESD204C Format Diagrams.




図 7-53. Crossbar Block Diagram

7.3.7.8 Multi-Device Synchronization and Deterministic Latency

JESD204C subclass 1 outlines a method to achieve deterministic latency across the serial link. If two devices achieve the same deterministic latency then the devices are considered synchronized. This latency must be achieved from system startup to startup to be deterministic. There are two key requirements to achieve deterministic latency. The first is proper capture of SYSREF. SYSREF resets the LMFC counter in each device to act as a known timing reference.

The second requirement is to choose a proper elastic buffer release point in the receiver. The converter device is the receiver (RX) in the JESD204C link and the logic device is the transmitter (TX). The elastic buffer is the key block for achieving deterministic latency and does so by absorbing variations in the propagation delays of the serialized data as the data travels from the transmitter to the receiver. A proper release point is one that provides sufficient margin against delay variations. Choosing a proper release point requires knowing the average arrival time of data at the elastic buffer, referenced to an LMFC edge, and the total expected delay variation for all devices. With this information the region of invalid release points within the LMFC period can be defined, which stretches from the minimum to maximum delay for all lanes. Essentially, the designer must make sure that the data for all lanes arrives at all devices after the previous release point occurs and before the next release point occurs. The invalid region can also be found experimentally - see Programming RBD.

 \boxtimes 7-54 provides a simplified timing diagram that demonstrates this requirement. In this figure, the data for two transmitters (ADC or logic device) is shown. The second transmitter (TX 2) has a longer routing distance (t_{PCB}) and results in a longer link delay than the first transmitter (TX 1). First, the invalid region of the LMFC period is marked off as determined by the data arrival times for all devices. Then, the release point is set by using the release buffer delay (RBD) parameter to shift the release point an appropriate number of quad-octet steps from the LMFC edge so that the release point occurs within the valid region of the LMFC cycle. In the case of \boxtimes 7-54,

the LMFC edge (RBD = 0) is a good choice for the release point because there is sufficient margin on each side of the valid region.




図 7-54. LMFC Valid Region Definition for Elastic Buffer Release Point Selection

The TX and RX LMFC do not necessarily need to be phase aligned, but knowledge of their phase is important for proper elastic buffer release point selection. Also, the elastic buffer release point occurs within every LMFC cycle, but the buffers only release when all lanes have arrived. Therefore, the total link delay can exceed a single LMFC period; see <code>JESD204B multi-device synchronization: Breaking down the requirements</code> for more information.

7.3.7.8.1 Programming RBD

The range of values for RBD depends on the phase delta between the Rx and Tx LMFC/LEMC, as well as link latencies in the Tx, channel, and Rx. Therefore, do not provide a pre-determined RBD value that is appropriate for all systems. The LANE_ARR registers are provided to help the user measure lane arrival times and select an appropriate RBD value for the system. For deterministic latency, the RBD value can be selected during system prototyping and stored in system firmware. Calculating RBD each time the system is turned on can result in non-deterministic latency.


The arrival times are reported in units of quad-bytes and are measured with respect to a modulo-64 reference counter that increments for each quad-byte received (per lane). The reference counter is aligned (reset) by SYSREF.

Since the lane arrival times are modulo-values, it is important to use arithmetic that accounts for the modulus (the *latest* arriving lane might actually have a *smaller* LANE_ARR value than the earliest arriving lane). \boxtimes 7-55 and \boxtimes 7-56 depict the RBD calculation graphically to emphasize this. The lane arrival times are mapped onto a circle with a circumference of 64 quad-bytes which corresponds to the modulo-64 counter used to measure lane arrival times.

The earliest usable RBD value is equal to the latest LANE_ARR value plus 1 (modulo 64). The latest usable RBD value is equal to the earliest LANE_ARR value plus the buffer depth (modulo 64) (the buffer depth is 16 quad-octets, except when K x F = 32, then the buffer depth is reduced to 8 quad-octets). Note that the latest, usable RBD value causes the earliest arriving lane to overwrite buffer data on the same clock cycle that the data is being read out (this is acceptable and does not cause overflow).

Choosing an RBD value in the middle of the usable range maximizes the skew tolerance; however, the user can choose a value closer to the latest arriving lane if lower latency is desired.





7.3.7.9 Operation in Subclass 0 Systems

The device can operate with subclass 0 compatibility provided that multi-DAC synchronization and deterministic latency are not required. With these limitations, the device can operate without the application of SYSREF. The internal LMFC is automatically self-generated with unknown starting phase. RBD does not need to be programmed as the elastic buffer is released automatically just after the latest arriving lane begins to write to the elastic buffer. SYNC is used as normal to initiate the CGS and ILAS.

7.3.7.10 Link Reset

The entire link layer for all lanes is reset any time:

- There is a gearbox FIFO underflow/overflow detected (LANE ERR[0]) on a lane used by the JESD link
- There is an elastic buffer overflow detected (EB ERR) on a lane used by the JESD link
- The JESD link goes down (JESD_LINK_DOWN_ALM)
- SYSREF causes clock divider or LMFC/LEMC realignment (REALIGNED)
- The JTimer expires (JTIMER EXPIRED ALM)

7.3.8 Alarm Generation

The alarm pin is useful for notifying the host controller of events that may require intervention. Any active alarms in the SYS ALM register asserts the alarm output if they are not masked in the ALM MASK register.

7.4 Device Functional Modes

This section describes the functional modes of the device. Some of the features in this section have been discussed in further detail in Feature Description.

7.4.1 DUC and DDS Modes

The device contains a DUC mode and a direct digital synthesis (DDS) mode. The data path mode uses complex (I and Q) data from the JESD interface, interpolates and upconverts it in the DUCs, sums the DUC outputs and generates the analog signal in the DAC. In DDS mode, the DUC NCOs are used directly to generate tones without requiring input data.

The list below summarized how DDS mode differs from DUC mode:

- 1. Interpolation filters are not enabled
- 2. JESD204C interface is not enabled
- 3. NCOs use less power (no complex mixing)
- 4. AMP register supplies unique amplitudes for each DUC (DDS) channel, allowing DDS channels to generate tones to cancel harmonic tones in the DAC output. For example, DDS channel 0 could produce a fundamental tone, channel 1 could produce a tone to cancel HD2, and channel 2 could produce a tone to cancel HD3.
- 5. The JMODE and DUC L registers are ignored and the SYSREF period constraints imposed by the JESD204C system and interpolation filters are removed. See 表 7-3.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

71



7.4.2 JESD204C Interface Modes

Each operational mode has a limited set of available interface formats (number of lanes, resolution).

7.4.2.1 JESD204C Interface Modes

The device JESD204C modes are configured with the parameters defined in 表 7-19, 表 7-20 and 表 7-21.

表 7-19. JESD204C Interface Parameter Definitions

Parameter	Description
JMODE	JESD204C mode number. The user configures this parameter to choose a supported mode. Most other parameters are derived from this setting. See 表 7-22.
LS	Lanes per sample stream. This is derived from JMODE. See 表 7-22.
LT	Ratio of clock to input sample rate. $LT = F_{CLK} / F_{INPUT}$. Not that DES2X mode does not affect the value of LT. Interpolation factor 1-256x is programmed in the DUC_L register.
Lx	Maximum number of lanes used for a given JMODE. The link scales down the number of active lanes (L) depending on how many channels are enabled. See JESD_M register.
Mx	Maximum number of streams for a given JMODE. Mx is computed automatically according to 表 7-22. The user can specify the actual number of streams (M) using the JESD_M register.
R	Number of bits transmitted per lane per CLK cycle. Derived from JMODE and LT (see)表 7-22. Based on R, the user must program REFDIV, MPY, and RATE registers. Additionally, the maximum CLK frequency is a function of R.
SI	Sample Interleaving/Increment Factor. A value of 1 indicates that the standard transport layer mapping from the JESD204C standard is used (samples are mapped linearly from 0 to S-1). A value greater than 1 indicates that an alternate mapping is used as follows: Map samples starting with sample 0, incrementing the index by SI. Repeat this as many times as necessary to map all S samples, starting each repetition at an index that is one larger than the previous repetition. See JESD Format Diagrams JESD Format Diagrams.
KR	For 8b/10b operation, KR defines the legal values of K (frames per multiframe). The legal values are restricted to facilitate upset immunity of the elastic buffer. The multiframe length is restricted to a multiple of the elastic buffer depth of 64 characters (buffer depth is reduced to 32 characters if K=32 and F=1). For 8b/10b modes, K is programmed via the KM1 register.

Product Folder Links: DDS39RF10 DDS39RFS10

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



表 7-20. JESD204C Link Parameters

Parameter	Description	ILAS Field Name	Value for this device ⁽¹⁾
ADJCNT	DAC LMFC adjustment	ADJCNT[3:0]	n/a
ADJDIR	DAC LMFC adjustment direction	ADJDIR[0]	n/a
BID	Bank ID	BID[3:0]	n/a
CF	Number of control words per frame	CF[4:0]	0
CS	Number. of control bits per sample	CS[1:0]	0
DID	Device identification number	DID[7:0]	n/a
F	Number of octets per frame (per lane)	F[7:0]	See 表 7-22
HD	High Density Format	HD[0]	See 表 7-22
JESDV	JESD204 Version	JESDV[2:0]	n/a
K	Number of frames per multiframe	K[7:0]	Set by KM1register
L	Number of lanes per link	L[4:0]	ceiling(M/Mx*Lx)
LID	Lane identification no.	LID[4:0]	n/a
M	Number of sample streams per link (see ⁽¹⁾)	M[7:0]	Set by JESD_M register
N	Bits per sample (before adding control or tail bits) for JESD204C interface.	N[4:0]	See 表 7-22
N'	Total number of bits per sample (including control and tail bits) for JESD204C interface.	N'[4:0]	See 表 7-22
PHADJ	Phase adjustment request to DAC	PHADJ[0]	n/a
S	Number of samples per stream per frame	S[4:0]	See 表 7-22
SCR	Scrambling enabled	SCR[0]	Set by SCR register
SUBCLASSV	Device Subclass Version	SUBCLASSV[2:0]	n/a
RES1	Reserved field 1	RES1[7:0]	n/a
RES2	Reserved field 2	RES2[7:0]	n/a
CHKSUM	Checksum (sum of all above fields, modulo 256)	FCHK[7:0]	n/a

⁽¹⁾ In 8b/10b modes, the transmitter may send link configuration octets during the ILAS. The values sent by the transmitter are not checked by this receiver, and they do not need to match the operational values of the receiver.

表 7-21. Link Parameters (applicable in 64b/66b encoding only)

Parameter	Description	Value for this device ⁽¹⁾
E	Number of multi-blocks per extended multi-block (64b/66b encoding only)	1

Each supported mode is assigned a mode number which can be programmed into the JMODE register with the parameters listed in 表 7-22.

1. At minimum interpolation rate



表 7-22. JESD Interface Modes

JMODE	Encoding	Max Input Sample	MAX Serdes	R = F _{BIT} / F _{CLK}	N	Mx = Max #	Ls = Lanes/	Lx = Max # Lanes	LT Interpo		JE	ESD	Form	at	KR
		Rate per Stream (MSPS)#n one#	Baud Rate (Gbps)			Streams	Stream		MIN	MAX	F	S	HD	SI	
4	8b/10b	640	12.8	20/LT	16	2	1	2	4	64	2	1	0	1	32, 64,
	64b/66b	775.8	12.8	16.5/LT											128
5	8b/10b	320	12.8	40/LT	16	4	1/2	2	8	128	4	1	0	1	16,32,64
	64b/66b	387.9	12.8	33/LT											
6	8b/10b	160	12.8	80/LT	16	8	1/4	2	16	256	8	1	0	1	8,16,32
	64b/66b	193.9	12.8	66/LT											
7	8b/10b	80	12.8	160/LT	16	8	1/8	1	32	256	16	1	0	1	4,8,16
	64b/66b	97.0	12.8	132/LT											

7.4.2.2 JESD204C Format Diagrams

The following sub-sections depict each output format, showing how samples and tail bits are mapped to the lanes. Any lanes that are not shown in the output format tables are unused. Each table depicts exactly one frame. Tail bits are discarded and ignored by the transport layer. All diagrams are with respect to the logical lane numbers which can be arbitrarily mapped to the external physical lanes using LANE SELn.

表 7-23. Format Notation Description

Notation	Description
Т	Tail bits (used for some 12-bit modes)
CH0_I[n]	In-Phase samples for channel 0. Can also be considered as "channel A" when the input isn't considered to be complex data.
CH0_Q[n]	Quadrature samples for channel 0. Can also be considered as "channel B" when the input isn't considered to be complex data.
CH1_I[n]	In-Phase samples for channel 1.
CH1_Q[n]	Quadrature samples for channel 1.
CH2_I[n]	In-Phase samples for channel 2.
CH2_Q[n]	Quadrature samples for channel 2.
CH3_I[n]	In-Phase samples for channel 3.
CH3_Q[n]	Quadrature samples for channel 3.

In all of the above notations, n indicates the sample number. Some JESD204C modes have S=1 (one sample per stream per frame). In those cases, "[n]" is omitted in the descriptions.

7.4.2.2.1 16-bit Formats

表 7-24. JMODE 4 (16-bit, 1 lane per stream, 8 streams maximum)

Octet)	•	1						
Nibble	0	1	2	3						
Lane 0		CH	I0_I							
Lane 1		CH0_Q								

表 7-25. JMODE 5 (16-bit, 1/2 lane per stream, 8 streams maximum)

Octet	C)		1	2	2	;	3				
Nibble	0	1	2	3	4	5	6	7				
Lane 0		СН	I0_I		CH0_Q							
Lane 1		СН	I1_I			СН	1_Q					



表 7-26. JMODE 6 (16-bit, 1/4 lane per stream, 8 streams maximum)

Octet	0		0		0		0		0		0		1	I	2	2	3	3	4			5	(3	7	7
Nibble	bble 0 1 2 3		4	5	6	7	8	9	10	11	12	13	14	15												
Lane 0	CH0_I					CHO)_Q			СН	1_I		CH1_Q													
Lane 1	CH2_I					CH2	2_Q			CH	3_I			CH	3_Q											

表 7-27. JMODE 7 (16-bit, 1/8 lane per stream, 8 streams maximum)

Octet		0)		1		2	;	3	4	4		5	(6	7	7	8	3	(•	1	0	1	1	1	2	1	3	1	4	1	5
Nibble	(ו	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Lane 0			СН	0_1			СН	0_Q			СН	11_I			CH	1_Q			СН	2_I			CH:	2_Q			СН	3_I			CH	3_Q	

7.4.3 NCO Synchronization Latency

There are two deterministic methods for synchronizing the NCO (frequency or phase change, accumulator reset): through an LSB of the JESD204C interface or via SYSREF. The latency parameters for each sychronization method are listed in 表 7-28.

Using SYSREF as the Synchronization source, the latency parameter T_{SYSREF NCO} is the time between the moment SYSREF is sampled high by CLK and the arrival of the NCO change at the DAC output. The alignment to the data path samples can be calculated by the Excel spreadsheet latency calculator discussed in セクション 7.4.4.

When using the JESD204C interface LSB, the latency parameter T_{JSYNC_NCO} is the difference in time of the NCO synchronization event relative to the corresponding data sample aligned with the LSB. T_{JSYNC NCO} is deterministic, but for some modes depends on the alignment of the LSB rising edge to the multiframe boundary (see 表 7-29).

表 7-28. NCO Synchronization Latency Parameters

Latency Parameter	Description	Value
T _{SYSREF_NCO}	Latency from SYSREF sampled high (by CLK) to DAC output reacting to an NCO synchronization event (that was triggered by SYSREF).	477.5 CLK cycles
T _{JSYNC_NCO}	The latency through the interpolation filter(s) to the NCO minus the latency of the LSB that synchronizes the NCO. Applies only when using the LSB of the input data to synchronize the NCO. To make input sample n be the first sample to be mixed with a new NCO frequency or phase, the LSB should be brought high on sample n' = n +T _{JSYNC_NCO} /LT. Note that n' may not be an integer as the synchronization path is not always a whole number of input sample periods.	See 表 7-29

表 7-29. TJSYNC NCO VS. LT

Interpolation Factor (LT)	T _{JSYNC_NCO} [CLK cycles] ⁽¹⁾
2	-144, -142, -140, -138, -136, -134, -132, -130
3	-89, -86, -83, -81, -80, -78, -77, -75, -74, -72, -71, -69, -68, -66, -63, -60
4	-36, -32, -28, -24
6	34, 40, 42, 46, 48, 52, 54, 60
8	86, 94
12	186, 194, 198, 206
16	290
24	458, 466
32	648
48	968
64	1396
96	2036
128	2932

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



表 7-29. T_{JSYNC NCO} vs. LT (続き)

Interpolation Factor (LT)	T _{JSYNC_NCO} [CLK cycles] ⁽¹⁾
192	4212
256	6004


(1) When multiple values are listed, it indicates that T_{JSYNC} _{NCO} depends on when the LSB rises with respect to the multiframe boundary.

7.4.4 Data Path Latency

There are several difference latencies defined for the device as shown in 図 7-57 and listed in 表 7-30. The latency within the device is dependent on the mode of operation, including JMODE, Interpolation factor, RBD setting, NCO usage and DES setting. An Excel spreadsheet calculator is provided by TI to calculate the device latency in different modes of operation.

In JESD204C subclass 0 operation, the latency from Serdes input to DAC output is called T_{DAC_LAT0} and is not deteriministic and a minimum and maximum range is provided in the Excel spreadsheet calculator.

In JESD204C subclass 1 operation, the latency T_{DAC_LAT} from the SYSREF input to DAC output is deterministic and is provided in the Excel spreadsheet calculator. The JESD204C link latency is deterministic as long as SYSREF is sampled reliably and the RBD value is set properly.



☑ 7-57. Definition of Device Latencies

表 7-30. Latency Definitions

Latency Parameter	Definition
T _{RELEASE}	Latency from the rising edge of CLK that follows the rising edge of SYSREF to release event for elastic buffer. (subclass 1 only).
T _{DAC_LAT}	Latency from the rising edge of CLK that follows the rising edge of SYSREF to the time of the first sample at the DAC output of the multiframe/extended multiblock launched by SYSREF (subclass 1 only).
T _{RxIN}	Latency from the receiver data inputs to the elastic buffer input, including the minimum setup time of the elastic buffer. This is non-deterministic, so a minimum and maximum limit are provided.
T _{DAC_LAT0}	Latency from receiver data inputs (multiframe/EMB boundary) to first sample of a multiframe launched on DAC output. This is non-deterministic, so a minimum and maximum limit are provided (subclass 0 only).

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

7.5 Programming

The device contains two programming interfaces: a SPI interface and a Fast Reconfiguration (FR) interface for fast programming of NCO frequency and phase.

7.5.1 Using the Standard SPI Interface

The standard SPI interface is accessed using the following four pins: serial clock (SCLK), serial data in (SDI), serial data out (SDO), and serial interface chip-select (SCS). Register access is enabled through the SCS pin.

7.5.1.1 SCS

This signal must be asserted low to access a register through the serial interface. Setup and hold times with respect to the SCLK must be observed.

7.5.1.2 SCLK

Serial data input is accepted at the rising edge of this signal. SCLK has no minimum frequency requirement.

7.5.1.3 SDI

Each register access requires a specific 24-bit pattern at this input. This pattern consists of a read-and-write (R/W) bit, register address, and register value. The data are shifted in MSB first and multi-byte registers are always in little-endian format (least significant byte stored at the lowest address). Setup and hold times with respect to the SCLK must be observed (see the Switching Characteristics table).

7.5.1.4 SDO

The SDO signal provides the output data requested by a read command. This output is high impedance during write bus cycles and during the read bit and register address portion of read bus cycles.

7.5.1.5 Serial Interface Protocol

As shown in 🗵 7-58, each register access consists of 24 bits. The first bit is high for a read and low for a write.

The next 15 bits are the address of the register that is to be written to. During write operations, the last eight bits are the data written to the addressed register. During read operations, the last eight bits on SDI are ignored and, during this time, the SDO outputs the data from the addressed register. Z 7-58 shows the serial protocol details.




図 7-58. Serial Interface Protocol: Single Read and Write



7.5.1.6 Streaming Mode

The serial interface supports streaming reads and writes. In this mode, the initial 24 bits of the transaction specifies the access type, register address, and data value as normal. Additional clock cycles of write or read data are immediately transferred, as long as the \overline{SCS} input is maintained in the asserted (logic low) state. The register address auto increments (default) or decrements for each subsequent 8-bit transfer of the streaming transaction. The ASCEND bit (register 000h, bit 5) controls whether the address value ascends (increments) or descends (decrements). \boxtimes 7-59 shows the streaming mode transaction details.




図 7-59. Serial Interface Protocol: Streaming Read and Write

7.5.2 Using the Fast Reconfiguration Interface

The FR interface provides fast write-only access to configure NCO frequencies and synchronization. The FR interface is similar to the SPI interface, but 4 bits are sent per clock cycle. The FR timing diagram is shown in \boxtimes 7-60. It uses a R/W bit (always Write for this device), a transaction sync bit (FRS), and 14-bits of address followed by some number of data bytes. The address is decremented after each data byte (consistent with little-endian). The interface is byte addressable and data is committed after each byte. The FR interface is takes 4-bits (one nibble) per clock. For multi-nibble fields, data is sent most-significant nibble first. When the transaction sync bit (FRS) is set, the synchronization event specified in the NCO_SYNC_SRC register field occurs at the rising edge of FRCS. Transactions ended before the completion of the first data byte may not trigger the sync event.




図 7-60. FR Interface Timing Diagram

The FR interface registers are listed in 表 7-31. There are two registers that can change the NCO frequency - FR_FREQL[3:0] is 64-bits for each NCO and changes the entire frequency word. FR_FREQS[3:0] is 32-bits for each NCO and changes only the upper 32-bits of the frequency word, providing for faster frequency changes.

表 7-31. FR Interface Registers

Address	Name	Description
0x00FF	FR_NCO_AR	FR NCO Accumulator Reset (default: 0x0f) [7:4] RESERVED [3:0] FR_NCO_AR For each bit FR_NCO_AR[n], if set, the accumulator for NCOn is reset on every sync event specified by NCO_SYNC_SRC. Note: This register has no effect when FR_EN=0.
0x0100-0x011F	FR_FREQL[3:0]	FR 64-bit Frequency for NCO Accumulator (default for FR_FREQL[n]=0x00) The frequency setting for FR_FREQL[0] is at the lowest address. [63:0] FR_FREQL[n] This register is used instead of FREQ[n] when FR_EN=1. Changes to the upper 32-bits of this register also change FR_FREQS[n]. Note: Changes to this register do not take effect until the next sync event specified by NCO_SYNC_SRC. Note: This register has no effect when FR_EN=0.
0x0120-0x0127	FR_PHASE[3:0]	FR Phase for NCO Accumulator (default for FR_PHASE[n]=0x0000) The phase setting for FR_PHASE[0] is at the lowest address. [15:0] FR_PHASE[n] This register is used instead of PHASE[n] when FR_EN=1. Note: Changes to this register do not take effect until the next sync event specified by NCO_SYNC_SRC. Note: This register has no effect when FR_EN=0.



表 7-31. FR Interface Registers (続き)

Address	Name	Description
0x0128-0x0137	FR_FREQS[3:0]	FR 32-bit Frequency for NCO Accumulator (default for FR_FREQS[n]=0x00) The frequency setting for FR_FREQS[0] is at the lowest address. [31:0] FR_FREQS[n] This register is used instead of FREQ[n] when FR_EN=1. Changes to this register also change the upper 32-bits of FR_FREQL[n]. This register only controls the upper 32-bits of the frequency. The lower 32-bits of the frequency are always controlled by FR_FREQL[n]. Note: Changes to this register do not take effect until the next sync event specified by NCO_SYNC_SRC. Note: This register has no effect when FR_EN=0.



7.5.3 SPI Register Map

表 7-32 lists the SPI registers. All register offset addresses not listed in 表 7-32 should be considered as reserved locations and the register contents should not be modified. Reserved register fields in addresses with non-reserved R/W fields always return the default/reset value during read, not the written value.

表 7-32. SPI Registers

Configuration A Device Configuration Chip Type Chip Identification Chip Version Vendor Identification	Go Go Go Go
Chip Type Chip Identification Chip Version	Go Go
Chip Identification Chip Version	Go
Chip Version	
<u> </u>	Go
Vendor Identification	90
	Go
SYSREF Control	Go
SYSREF Capture Position	Go
	-
SYSREF Alignment Control	Go
SYSREF Termination Configuration	Go
JESD204C Subsystem Enable	Go
JESD204C Mode	Go
JESD204C Number of Streams	Go
JESD204C Control	Go
JESD204C Sync Word Mode	Go
JESD204C K Parameter	Go
JESD204C Release Buffer Delay	Go
JESD204C System Status Register	Go
JESD204C Reference Divider	Go
JESD204C PLL Multiplier	Go
JESD204C Receive Rate	Go
JESD204C VCO Range	Go
JESD204C Manual Sync Request	Go
JESD204C Test Control	Go
RESERVED	
JESD204C Watchdog Timer	Go
JESD204C SYNC Error Report Pulse Width	Go
JESD204C CRC Error Thresholds	Go
Lane Arrival Status	Go
PHY Lane Inversion	Go
PHY Lane Select for Logical Lane n	Go
Lane n Arrival Time	Go
	SYSREF Capture Position SYSREF Alignment Control SYSREF Termination Configuration JESD204C Subsystem Enable JESD204C Mode JESD204C Number of Streams JESD204C Control JESD204C Sync Word Mode JESD204C K Parameter JESD204C Release Buffer Delay JESD204C Reference Divider JESD204C Reference Divider JESD204C Receive Rate JESD204C Receive Rate JESD204C Wanual Sync Request JESD204C Test Control RESERVED JESD204C Watchdog Timer JESD204C SYNC Error Report Pulse Width JESD204C CRC Error Thresholds Lane Arrival Status PHY Lane Inversion PHY Lane Select for Logical Lane n



表 7-32. SPI Registers (続き)

Offset	Acronym	ス 7-32. SPI Registers (航さ) Register Name	Section
0x0150-0x015F	LANE_STATUS[15:0]	Lane n Status	Go
0x0160-0x016F	LANE_ERR[15:0]	Lane <i>n</i> Error Flags	Go
0x0170-0x017F	FIFO STATUS[15:0]	Gearbox FIFO Status for Logical Lane <i>n</i>	Go
0x0180-0x0189	RESERVED	Codibox 1 if C clade for Eoglodi Edito //	
0x018A-0x019F	RESERVED		
0x01A0	BER_EN	BER Measurement Control	Go
0x01A1-0x01AF	RESERVED	DEIX Measurement Control	
0x01B0-0x01BF		BER Error Count for Lane n	Go
0x01C0	BER_CNT[15:0] RESERVED	BEN Ellor Count for Earle II	
0x01C0		SerDes PHY Control	Go
0x01C1	JPHY_CTRL		Go
0x01C2	EQ_CTRL EQZERO	SerDes Equalizer Control	
		SerDes Equalizer Zero	Go
0x01D0-0x01DF	LANE_EQ[15:0]	SerDes Equalizer Level for Lane n	Go
0x01E0-0x01EF	LANE_EQS[15:0]	SerDes Equalizer Status for Lane n	Go
0x1F0	ESRUN	SerDes Eye-Scan Run Control	Go
0x01F1	ES_CTRL	SerDes Eye-Scan Control	Go
0x01F2	ESPO	SerDes Eye-Scan Phase Offset	Go
0x01F3	ESVO	SerDes Eye-Scan Voltage Offset	Go
0x01F4	ES_BIT_SELECT	SerDes Eye-Scan Bit Select	Go
0x01F5	ESCOUNT_CLR	SerDes Error Counter Clear	Go
0x01F6-0x01F7	ESDONE	SerDes Eye-Scan Process Done	Go
0x01F8-0x01FF	RESERVED		
0x0200-0x020F	ESVO_S[15:0]	SerDes Eye-Scan Voltage Offset for Lane n	Go
0x0210-0x022F	ECOUNT[15:0]	SerDes Error/Mismatch Count for Lane <i>n</i>	Go
0x0230-0x0233	RESERVED		
0x0234	LOS_TH	SerDes Loss-of_Signal Threshold	Go
0x0235	EQCNTSZ	SerDes Equalizer Counter Size	Go
0x0236-0x237	RESERVED		
0x0238	CDRLOCK	SerDes CDR Lock/Freeze	Go
0x0239	CDRPHASE	SerDes CDR Phase Status	Go
0x023A-0x024F	RESERVED		
0x0250	PLL_STATUS	SerDes PLL Status	Go
0x0251-0x0252	RESERVED		
0x0253	JESD_RST	JESD Reset	Go
0x0254-0x02AF	RESERVED		
0x02B0	EXTREF_EN	Enable External Reference	Go
0x02B1	CUR_2X_EN	DAC Current Doubler Enable	Go
0x02B2-0x02C1	RESERVED		
0x02C2-0x02CE	RESERVED		
0x02CF	DAC_OFS_CHG_BLK	DAC Offset Adjustment Change Block	Go
0x02D0-0x02DF	RESERVED		
0x02E0	DP_EN	Datapath Enable	Go
0x02E1	DUC_L	DUC Interpolation Factor	Go
0x02E2	DUC_GAIN	DUC Gain	Go
0x02E3	DUC_FORMAT	DUC Output Format	Go



表 7-32. SPI Registers (続き)

Offset	Acronym	Register Name	Section
0x02E4	DAC_SRC	DAC Source	Go
0x02E5-0x02E7	RESERVED		
0x02E8	MXMODE	DAC Output Mode	Go
0x02E9	RESERVED		
0x02EA	TRUNC_HLSB	Truncation Half LSB Offset	Go
0x02EB-0x02F7	RESERVED		
0x02F8	TX_EN_SEL	Transmitter Enable Control Selection	Go
0x02F9	TX_EN	Transmitter Enable Configuration	Go
0x02FA-0x02FF	RESERVED		
0x0300	NCO_CTRL	NCO Control	Go
0x0301	NCO_CONT	NCO Phase Continuous Mode	Go
0x0302	NCO_SYNC	NCO Synchronization Configuration	Go
0x0303	NCO_AR	NCO Accumulator Reset	Go
0x0304	SPI_SYNC	SPI Sync	Go
0x0305	NCO_SS	NCO Continuous Self-Sync Mode	Go
0x0306-0x0317	RESERVED		
0x0318-0x031F	AMP[3:0]	DDS Amplitude	Go
0x0320-0x0327	FREQ[0]	Frequency for NCO0 Accumulator	Go
0x0328-0x032F	FREQ[1]	Frequency for NCO1 Accumulator	Go
0x0330-0x0337	FREQ[2]	Frequency for NCO2 Accumulator	Go
0x0338-0x033F	FREQ[3]	Frequency for NCO3 Accumulator	Go
0x0340-0x0347	PHASE[3:0]	Phase for NCOn Accumulator	Go
0x0348-0x0377	RESERVED		
0x0378-0x037F	AMP_R[3:0]	Readback for Amplitude Workd for NCOn	Go
0x0380-0x039F	FREQ_R[3:0]	Readback for Frequency for NCOn Accumulator	Go
0x03A0-0x03A7	PHASE_R[3:0]	Readback for Phase Word for NCOn Accumulator	Go
0x03A8-0x03DF	RESERVED		
0x03E0	FR_FRS_R	Readback for FR Synchronization	Go
0x03E1	FR_NCO_AR_R	Readback for FR NCO Accumulator Reset	Go
0x03E2-0x03FF	RESERVED		
0x0400	TS_TEMP	Tempeature Reading in Celsius	Go
0x0401	TS_SLEEP	Temperature Sensor Sleep	Go
0x0402-0x040F	RESERVED		
0x0410	SYNC_STATUS	Synchronization Status	Go
0x0411-0x042F	RESERVED		
0x0430	SYS_ALM	System Alarm Status	Go
0x0431	ALM_MASK	Alarm Mask	Go
0x0432	MUTE_MASK	DAC Mute Mask	Go
0x0433	MUTE_REC	DAC Mute Recovery	Go
0x0434-0x05FF	RESERVED		
0x0600	FUSE_STATUS	Fuse Status	Go
0x0601-0x0722	RESERVED		
0x0723	FINE_CUR_A	Fine Bias Current Control for DACA	Go
0x0724	COARSE_CUR_A	Coarse Bias Current Control for DACA	Go
0x0725	FINE_CUR_B	Fine Bias Current Control for DACB	Go



表 7-32. SPI Registers (続き)

Offset	Acronym	Register Name	Section
0x0726	COARSE_CUR_B	Coarse Bias Current Control for DACB	Go
0x0727	DEM_ADJ	DEM Adjust	Go
0x0728	RESERVED		
0x0729	DEM_DITH	DEM and DITHER Control	Go
0x72A-0x072D	DAC_OFS	DAC_Offset_Adjustment	Go
0x72E - 0x7FF	RESERVED		

7.5.3.1 CONFIG_A Register (Offset = 0h) [reset = 30h]

CONFIG_A is shown in 図 7-61 and described in 表 7-33.

Return to the Register Summary Table.

Configuration A (default: 0x30)

図 7-61. CONFIG_A Register

				_			
7	6	5	4	3	2	1	0
SOFT_RESET	RESERVED	ASCEND	RESERVED		RESE	RVED	
R/W-0h	R/W-0h	R/W-1h	R/W-1h		R/W	/-0h	

表 7-33. CONFIG_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	SOFT_RESET	R/W	0h	Writing a 1 to this bit causes a full reset of the chip and all SPI registers (including CONFIG_A). This bit is self-clearing and will always read zero. After writing this bit, the part may take up to 5 ns to reset. During this time, do not perform any SPI transactions.
6	RESERVED	R/W	0h	
5	ASCEND	R/W	1h	0 : Address is decremented during streaming reads/writes 1 : Address is incremented during streaming reads/writes (default)
4	RESERVED	R	1h	Always read 1.
3-0	RESERVED	R/W	0h	

7.5.3.2 DEVICE_CONFIG Register (Offset = 2h) [reset = 00h]

DEVICE_CONFIG is shown in 図 7-62 and described in 表 7-34.

Return to the Register Summary Table.

Device Configuration (default: 0x00)

図 7-62. DEVICE_CONFIG Register



表 7-34. DEVICE_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R/W	0h	

表 7-34. DEVICE_CONFIG Register Field Descriptions (続き)

		_		, ,
Bit	Field	Туре	Reset	Description
1-0	MODE	R/W	0h	0 : Normal operation (default)
				1 : Reserved
				2 : Reserved
				3 : Full power down. The user should follow the recommendations in
				セクション 8.1.6 in this mode to avoid reliability concerns.

7.5.3.3 CHIP_TYPE Register (Offset = 3h) [reset = 04h]

CHIP_TYPE is shown in 図 7-63 and described in 表 7-35.

Return to the Register Summary Table.

Chip Type (read-only: 0x04)

図 7-63. CHIP_TYPE Register

7	6	5	4	3	2	1	0
	RESE	RVED		CHIP_TYPE			
R/W-0h					R-	4h	

表 7-35. CHIP_TYPE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0h	
3-0	CHIP_TYPE	R	4h	Always returns 0x4, indicating that the part is a high speed DAC.

7.5.3.4 CHIP_ID Register (Offset = 4h) [reset = 003Bh]

CHIP_ID is shown in 図 7-64 and described in 表 7-36.

Return to the Register Summary Table.

Chip Identification (read-only)

図 7-64. CHIP ID Register

15	14	13	12	11	10	9	8				
CHIP_ID											
R-0h											
7	6	5	4	3	2	1	0				
CHIP_ID											
R-3Bh											

表 7-36. CHIP_ID Register Field Descriptions

Bit	Bit Field Type		Reset	Description		
15-0	CHIP_ID	R	003Bh	Always returns 0x003B indicating it is the DAC39RF10 device family		

7.5.3.5 CHIP_VERSION Register (Offset = 6h) [reset = 02h]

CHIP_VERSION is shown in \boxtimes 7-65 and described in $\not\equiv$ 7-37.

Return to the Register Summary Table.



Chip Version (read-only)

図 7-65. CHIP_VERSION Register

7	6	5	4	3	2	1	0		
CHIP_VERSION									
R-2h									

表 7-37. CHIP_VERSION Register Field Descriptions

	Bit	Field	Туре	Reset	Description
Г	7-0	CHIP_VERSION	R	02h	1: PG1.0
					2: PG2.0

7.5.3.6 VENDOR_ID Register (Offset = Ch) [reset = 0451h]

VENDOR_ID is shown in 図 7-66 and described in 表 7-38.

Return to the Register Summary Table.

Vendor Identification (default: 0x0451)

図 7-66. VENDOR_ID Register

15	14	13	12	11	10	9	8		
VENDOR_ID									
R-04h									
7	6	5	4	3	2	1	0		
VENDOR_ID									
R-51h									

表 7-38. VENDOR_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	VENDOR_ID	R	451h	TI vendor ID

7.5.3.7 SYSREF_CTRL Register (Offset = 0080h) [reset = 40h]

SYSREF_CTRL is shown in \boxtimes 7-67 and described in $\not\equiv$ 7-39.

Return to the Register Summary Table.

SYSREF Control

図 7-67. SYSREF_CTRL Register

7	6	5	4	3	2	1	0
SYSREF_PRO C_EN	SYSREF_REC V_SLEEP	SYSREF_PS_E N	SYSREF_ZOO M	SYSREF_SEL			
R/W-0b	R/W-1b	R/W-0b	R/W-0b		R/W	/-0h	

表 7-39. SYSREF_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	SYSREF_PROC_EN	R/W		When set, this bit enables the SYSREF processor. When this is enabled, the system receives and processes each new SYSREF edge. User should always clear SYSREF_RECV_SLEEP before setting this bit. This bit is provided to allow the SYSREF receiver to stabilize before allowing the SYSREF to come to the digital.



表 7-39. SYSREF_CTRL Register Field Descriptions (続き)

2: or or or or all trogister rising possing them (Male)										
Bit Field		Туре	Reset	Description						
6	SYSREF_RECV_SLEEP	R/W	1b	Clear this bit to enable the SYSREF receiver circuit. User should always clear SYSREF_PROC_EN before setting this bit.						
5	SYSREF_PS_EN	R/W	Ob	When set, SYSREF_POS will contain 1's for all positions that have been detected as near the SYSREF edge since this bit was set. When cleared, SYSREF_POS will only contain 1's for the last SYSREF edge that was detected.						
4	SYSREF_ZOOM	R/W	0b	Set this bit to "zoom" in the SYSREF strobe status (impacts SYSREF_POS and the step size of SYSREF_SEL).						
3-0	SYSREF_SEL	R/W	0b	Set this field to select which SYSREF delay to use. Set this based on the results returned by SYSREF_POS.						

7.5.3.8 SYSREF_POS Register (Offset = 90h) [reset = NA]

Return to the Register Summary Table.

SYSREF Position Capture

図 7-68. SYSREF POS Register

A 7-00. 313NEI _FOO Negistei										
23	22	21	20	19	18	17	16			
	RESE	RVED		SYSREF_POS						
	F	₹		R						
15	14	13	12	11	10	9	8			
			SYSREF	_POS						
			R							
7	6	5	4	3	2	1	0			
SYSREF_POS										
			R							

表 7-40. SYSREF_POS Register Field Descriptions

Bit	Field	Туре	Reset	Description
23-20	Reserved	R	0x0	Reserved
19-0	SYSREF_POS	R		Returns a 20-bit status value that indicates the position of the SYSREF edge with respect to CLK. Use this to determine the proper programming for SYSREF_SEL, and SYSREF_ZOOM.

7.5.3.9 SYSREF_ALIGN Register (Offset = 00A0h) [reset = 00h]

SYSREF_ALIGN is shown in 図 7-69 and described in 表 7-41.

Return to the Register Summary Table.

SYSREF Alignment Control

図 7-69. SYSREF ALIGN Register

					•		
7	6	5	4	3	2	1	0
	SYSREF_ALIGN_EN						
	R/W-00h						



表 7-41. SYSREF ALIGN Register Field Descriptions

_					
	Bit	Field	Туре	Reset	Description
	7-1	RESERVED	R/W	00h	Reserved
	0	SYSREF_ALIGN_EN	R/W		When this bit is set, the chip realigns to each detected SYSREF edge. This affects both the external clock divider and the JESD subsystem.

SYSREF_TERM Register (Offset = 00A1h) [reset = 00h]

SYSREF_TERM is shown in 図 7-70 and described in 表 7-42.

Return to the Register Summary Table.

SYSREF Termination Configruation

図 7-70. SYSREF_TERM Register




表 7-42. SYSREF_TERM Register Field Descriptions

_				_	<u> </u>
	Bit	Field	Туре	Reset	Description
ſ	7-1	RESERVED	R/W	00h	Reserved
	0	SYSREF_RECV_LVPECL	R/W		0: SYSREF termination is 100 Ohm differential with Vcm of 0.4V
					1: SYSREF termination is singled ended 50 Ohm to GND (LVPECL
					mode)

7.5.3.10 JESD_EN Register (Offset = 0100h) [reset = 00h]

JESD_EN is shown in 図 7-71 and described in 表 7-43.

Return to the Register Summary Table.

JESD204C Subsystem Enable

図 7-71. JESD_EN Register

7	6	5	4	3	2	1	0
	RESERVED						
			R/W-00h				R/W-0b

表 7-43. JESD_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	
0	JESD_EN	R/W	0b	0 : Disable JESD204C interface
				1 : Enable JESD204C interface
				When JESD_EN=0, the JESD204C subsystem is held in reset and
				the SERDES PHY is disabled. The LMFC/LEMC counter is also held
				in reset, so SYSREF will not align the LMFC/LEMC.
				Note: This register should only be changed when DP_EN=0.

7.5.3.11 JMODE Register (Offset = 0101h) [reset = 00h]

JMODE is shown in 図 7-72 and described in 表 7-44.

Return to the Register Summary Table.

JESD204C Mode

図 7-72. JMODE Register

7	6	5	4	3	2	1	0
RESERVED				JMC	ODE		
R/W-00b				R/W-0	00000b		
							1

表 7-44. JMODE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	00b	
5-0	JMODE	RW		Specify the JESD204C interface mode. See 表 7-22. Note: This register should only be changed when JESD_EN=0.

7.5.3.12 JESD_M Register (Offset = 0102h) [reset = 01h]

JESD_M is shown in 図 7-73 and described in 表 7-45.

Return to the Register Summary Table.

JESD204C Number of Streams

図 7-73. JESD_M Register




表 7-45. JESD M Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0h	
3-0	JESD_M	R/W	1h	Specify the number of sample streams to enable (JESD204C M parameter). The supported settings for JESD_M depend on the DUC interpolation (DUC_L) and Mx. LDUC: Supported Settings for JESD_M 1x: 1 or 2 (but never larger than Mx) 2x or 3x: 2 (but never larger than Mx) 4x or 6x: 2 or 4 (but never larger than Mx) 8x or higher:2, 4, 6 or 8 (but never larger than Mx) See 表 7-22 for the Mx value associated with each JMODE. The number of lanes enabled (L) is computed as: L=ceiling(M/Mx*Lx). An I/Q pair counts as two streams. For example, when inputting 4 IQ streams, program JESD_M=8. Note: This register should only be changed when JESD_EN=0 and DP_EN=0.

7.5.3.13 JCTRL Register (Offset = 0103h) [reset = 03h]

JCTRL is shown in 図 7-74 and described in 表 7-46.



Return to the Register Summary Table.

JESD204C Control. This register should only be changed when JESD_EN = 0.

図 7-74. JCTRL Register

7	6	5	4	3	2	1	0
RESERVED	TI_MODE	SUBCLASS	JENC	RESE	RVED	SFORMAT	SCR
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-	00b	R/W-1b	R/W-1b

表 7-46. JCTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0b	
6	TI_MODE	R/W	0b	0 : JESD204C standard mode (default) 1 : TI Mode - set this when using TI FPGA transmitter IP
5	SUBCLASS	R/W	Ob	Specify how the elastic buffer is released: 0: Subclass 0 operation (default). Release the elastic buffer immediately once all lanes have starting writing to the buffer. 1: Subclass 1 operation. Release the elastic buffer on a release opportunity defined by the LMFC/LEMC and RBD.
4	JENC	R/W	0b	0 : Use 8b/10b link layer 1 : Use 64b/66b link layer
3-2	RESERVED	R/W	0b	
1	SFORMAT	R/W	1b	Input sample format for JESD204C samples 0 : Offset binary 1 : Signed 2's complement (default)
0	SCR	R/W	1b	0:8b/10b Scrambler disabled 1:8b/10b Scrambler enabled (default) The 8b/10b scrambler is recommended to improve spurious noise and make sure that certain sample payloads cannot prevent the JESD204C receiver from detecting incorrect code-group or lane alignment. This register has no effect on 64b/66b modes (which are always scrambled).

7.5.3.14 SHMODE Register (Offset = 0104h) [reset = 00h]

SHMODE is shown in 図 7-75 and described in 表 7-47.

Return to the Register Summary Table.

JESD204C Sync Word Mode

図 7-75. SHMODE Register

7	6	5	4	3	2	1	0
		RESE	RVED			SHM	ODE
		R/W	V-0b			R/W	-00b

表 7-47. SHMODE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R/W	00h	

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



表 7-47. SHMODE Register Field Descriptions (続き)

	24.			01 1 1014 2 0001 ption (1/84C)		
Bit	Field	Туре	Reset	Description		
1-0	SHMODE	R/W	00b	Select the mode for the 64b/66b sync word (32 bits of data per multi-		
				block). This only applies when JENC=1 (64b/66b mode).		
				0 : Enable CRC-12 checking (JESD204C Table 41) (default setting)		
				1 : RESERVED		
				2 : RESERVED		
				3 : RESERVED		
				Note: This device does not support any JESD204C command		
				features. All command fields are ignored by the receiver.		
				Note: This register should only be changed when JESD_EN=0.		

7.5.3.15 KM1 Register (Offset = 0105h) [reset = 1Fh]

KM1 is shown in $ext{ } ext{ } ex$

Return to the Register Summary Table.

JESD204C K Parameter (minus 1)

図 7-76. KM1 Register

					•				
	7	6	5	4	3	2	1	0	
KM1									
	R/W-1Fh								

表 7-48. KM1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	KM1	R/W	1Fh	K is the number of frames per multiframe, and K-1 shall be
				programmed here when using the 8b/10b link layer (see JENC).
				Depending on the JMODE setting, there are constraints on the legal
				values of K (see 表 7-22 and KR). Programming an illegal value for K
				will cause the link to malfunction.
				The default value is KM1=31, which corresponds to K=32.
				Note: For modes using the 64b/66b link layer, the KM1 register is
				ignored. The effective value of K is 256*E/F.
				Note: This register should only be changed when JESD_EN=0.

7.5.3.16 RBD Register (Offset = 106h) [reset = 00h]

RBD is shown in $ext{ } ext{ } ex$

Return to the Register Summary Table.

JESD204C Release Buffer Delay

図 7-77. RBD Register

7	6	5	4	3	2	1	0
RESERVED				RI	3D		
R/W-0b				R/W-00	00000b		

表 7-49. RBD Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	00b	

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

91



表 7-49. RBD Register Field Descriptions (続き)

		_	3	(W-C)
Bit	Field	Туре	Reset	Description
5-0	RBD	R/W	000000b	This register shifts the elastic buffer release opportunities. Increasing
				RBD by 1 delays the release opportunities by 4 bytes (octets).
				The legal RBD range is 0 to K*F/4-1.
				For 64b/66b modes, the legal RBD range is 0 to 63.
				See Programming RBD.
				Note: This register should only be changed when JESD_EN=0.

7.5.3.17 JESD_STATUS Register (Offset = 0107h) [reset = NA]

JESD_STATUS is shown in 図 7-78 and described in 表 7-50.

Return to the Register Summary Table.

JESD204C / System Status

図 7-78. JESD_STATUS Register

			_				
7	6	5	4	3	2	1	0
EB_ERR	LINK_UP	JSYNC_STATE	REALIGNED	ALIGNED	PLL_LOCKED	RESER	VED
R/W1C	R	R	R/W1C	R	R	R	

表 7-50. JESD_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	EB_ERR			Elastic buffer experienced underflow/overflow. Check RBD. Write a 1 to clear this bit.
6	LINK_UP	LINK_UP R NA		When set, indicates that the JESD204C link is up (elastic buffer released).
5	JSYNC_STATE	R	NA	Returns the state of the JESD204C SYNC signal. 0 : SYNC asserted 1 : SYNC de-asserted
4	REALIGNED	R/W1C	NA When any clock dividers or the LMFC/LEMC counters are re by SYSREF, this bit gets set. Write a 1 to clear this bit. The behavior of this bit is undefined when SUBCLASS=0.	
3	ALIGNED	R	NA	When set, indicates that the last SYSREF pulse was consistent with the SYSREF-associated clock dividers (including the LMFC/LEMC). This bit is read-only (cannot be cleared via SPI). After JESD_EN is set, the part may require up to 7 SYSREF pulses to achieve full alignment and set this bit. The behavior of this bit is undefined when SUBCLASS=0.
2	PLL_LOCKED	R	NA	When high, indicates that all enabled SerDes PLLs are locked.
1-0	RESERVED	R	NA	

7.5.3.18 REFDIV Register (Offset = 0108h) [reset = 30h]

REFDIV is shown in 図 7-79 and described in 表 7-51.

Return to the Register Summary Table.

JESD204C Reference Divider

図 7-79. REFDIV Register

				<u> </u>				
	7	6	5	4	3	2	1	0
	RESERVED				REF	DIV		
	R/W-0b				R/W	-30h		
- 1								

表 7-51. REFDIV Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	00b	
5-0	REFDIV	R/W	30h	Specifies the frequency divisor to generate the PHY PLL reference clock (FREF) from the DAC clock (F _{CLK}). See PLL Control. The following values are legal: 2, 3, 4, 5, 6, 8, 10, 12, 16, 20, 24, 32, 40, 48. All other values are reserved and produce undefined behavior.

7.5.3.19 MPY Register (Offset = 0109h) [reset = 14h]

MPY is shown in \boxtimes 7-80 and described in ₹ 7-52.

Return to the Register Summary Table.

JESD204C PLL Multiplier

図 7-80. MPY Register

7	6	5	4	3	2	1	0	
MPY								
R/W-14h								

表 7-52. MPY Register Field Descriptions

_					
	Bit	Field	Туре	Reset	Description
	7-0	MPY	R/W	14h	Specifies the PLL frequency multiplier for the PHY. See PLL Control.
					The following values are allowed for this design:
					MPY: Frequency Multiplier
					16 (0x10): 4
					20 (0x14): 5
					33 (0x21): 8.25
					40 (0x28): 10
					Note: This register should only be changed when JESD_EN=0.

7.5.3.20 RATE Register (Offset = 010Ah) [reset = 00h]

RATE is shown in 図 7-81 and described in 表 7-53.

Return to the Register Summary Table.

JESD204C Receive Rate

図 7-81. RATE Register

7	6	5	4	3	2	1	0
	RATE						
	R/W-00b						



表 7-53. RATE Register Field Descriptions

			•	•
Bit	Field	Туре	Reset	Description
7-2	RESERVED	R/W	00h	
1-0	RATE	R/W	00b	Controls the frequency multiplier from the PHY PLL to the serial line
				rate. See PLL Control. Affects all lanes.
				RATE: Multiplier
				00b: 4
				01b: 2
				10b: 1
				11b: 0.5
				Note: This register should only be changed when JESD_EN=0.

7.5.3.21 LB_VRANGE Register (Offset = 010Bh) [reset = 00h]

LB_VRANGE is shown in 図 7-82 and described in 表 7-54.

Return to the Register Summary Table.

JESD204C PLL VCO Range. Note: This register should only be changed when JESD EN=0.

☑ 7-82. LB_VRANGE Register

7	6	5	4	3	2	1	0
	RESERVED						VRANGE
	R/W-0h						R/W-0b

表 7-54. LB_VRANGE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	
0	VRANGE	R/W	0b	This bit must be set if the PLL/VCO frequency is below 2.17GHz. See PLL Control.

7.5.3.22 JSYNC_N Register (Offset = 0120h) [reset = 01h]

JSYNC_N is shown in 図 7-67 and described in 表 7-39.

Return to the Register Summary Table.

JESD204C Manual Sync Request

図 7-83. JSYNC_N Register

7	6	5	4	3	2	1	0
RESERVED							JSYNC_N
	R/W-00h						R/W1C

表 7-55. JSYNC_N Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	
0	JSYNC_N	R/W	1b	Set this bit to 0 to manually assert the SYNC signal. For normal operation, leave this bit set to 1. Note: Behavior of JSYNC_N=0 is undefined when JENC=1.

7.5.3.23 JTEST Register (Offset = 0121h) [reset = 00h]

JTEST is shown in 図 7-84 and described in 表 7-56.

Return to the Register Summary Table.

JESD204C Test Control

図 7-84. JTEST Register

7	6	5	4	3	2	1	0
	RESERVED				JTEST		
	R/W-000b				R/W-00h		
							1

表 7-56. JTEST Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	0h	
4-0	JTEST	R/W	0b	PRBS Test Modes:
				0 : Test mode disabled. Normal operation (default)
				1 : PRBS7 test mode
				2 : PRBS9 test mode
				3 : PRBS15 test mode
				4 : PRBS31 test mode
				5-31: RESERVED
				When a PRBS test mode is enabled, see BER_EN.
				Note: This register should only be changed when JESD_EN=0.

7.5.3.24 JTIMER Register (Offset = 0124h) [reset = 00h]

JTIMER is shown in 図 7-85 and described in 表 7-57.

Return to the Register Summary Table.

Note: This register should only be changed when JESD_EN=0.

JESD204C Watchdog Timer

図 7-85. JTIMER Register

7	6	5	4	3	2	1	0
JTPLL	RESERVED	JTF	₹	RESERVED		JTT	
R/W-0b	R/W-0b	R/W-	0b	R/W-0b	R/W-000b		

表 7-57. JTIMER Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	JTPLL	R/W	1b	When this bit is set, the SerDes PLL is also reset when the watchdog
				timer expires. When this bit is 0, only the SerDes receiver is reset.
6	RESERVED	R/W	0b	
5-4	JTR	R/W	00b	This register determines how much the watchdog counter is
				decremented when the link is up and CRC_FAULT is not set.
				JTR : Watchdog Counter Decrement : Approximate Link Uptime
				% required to prevent the SerDes from being reset
				0:1:99.25%
				1:2:98.46%
				2:8:94.12%
				3 : 16 : 88.89%



表 7-57. JTIMER Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
3	RESERVED	R/W	0b	
2-0	JTT	R/W	Ob	JESD204C watchdog counter threshold. When the watchdog counter reaches the threshold defined by JTT, the PHY layer is reset (including the PHY PLL(s) if JTPLL=1) and the watchdog timer is reset. Larger values of JTT cause the watchdog timer to take longer to intervene. JTT: Watchdog Counter Threshold: Counter Duration [assuming F_{CLK} = 10.24 GHz 0: <watchdog disabled="" timer="">: <disabled> 1: 2^{17}: 102.4 μs 2: 2^{19}: 409.6 μs 3: 2^{32}: 1.63 ms 4: 2^{23}: 6.55 ms 5-7: RESERVED: RESERVED Note: The watchdog may not detect link up events shorter than 2^{10} (1024) CLK cycles.</disabled></watchdog>

7.5.3.25 SYNC_EPW Register (Offset = 0127h) [reset = 00h]

SYNC_EPW is shown in 図 7-86 and described in 表 7-58.

Return to the Register Summary Table.

JESD204C SYNC Error Report Pulse Width

図 7-86. SYNC_EPW Register

7	6	5	4	3	2	1	0
		RESERVED		SYNC_EPW			
		R/W-00h			R/W-000b		

表 7-58. SYNC_EPW Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R/W	00h	
2-0	SYNC_EPW	R/W	000ь	Specifies the pulse width of SYNC that is used for reporting errors to the transmitter. When an error is detected that does not require link resynchronization, SYNC is asserted for SYNC_EPW link clock cycles (equal to 4*SYNC_EPW character durations). To disable error reporting over SYNC, set SYNC_EPW=0. The legal range for SYNC_EPW is 0 to 7. Note: This register should only be changed when JESD_EN= 0.

7.5.3.26 CRC_TH Register (Offset = 0128h) [reset = 00h]

CRC_TH is shown in 図 7-87 and described in 表 7-59.

Return to the Register Summary Table.

JESD204C CRC Error Thresholds

図 7-87. CRC_TH Register






図 7-87. CRC_TH Register (続き)

RESERVED	CRC_ERR_REC	CFC_ERR_TH
R/W-0h	R/W-00b	R/W-00b

表 7-59. CRC_TH Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0h	
3-2	CRC_ERR_REC	R/W	0b	Specify how many contiguous, error-free multiblocks must be received to reset the CRC error counter (and un-trigger the CRC alarm if triggered). 0 : 1 multiblock 1 : 4 multiblocks 2 : 16 multiblocks 3 : 64 multiblocks
1-0	CRC_ERR_TH	R/W	Ob	Specify how many multi-blocks must have CRC errors to trigger the CRC alarm. The receiver counts each error, but if a run of error-free multi-blocks occurs (as specified by CRC_ERR_REC), the error counter resets. 0 : 1 multiblock 1 : 2 multiblocks 2 : 4 multiblocks 3 : 8 multiblocks

Note: For each lane, the internal signal, CRC_FAULT, is set if the number of multi-blocks with CRC errors exceeds the threshold set by CRC_ERR_TH without a run of contiguous, error-free multi-blocks specified by CRC_ERR_REC. CRC_FAULT is cleared when a run of contiguous, error-free multi-blocks specified by CRC_ERR_REC is detected.

Note: This register should only be changed when JESD_EN=0.

7.5.3.27 LANE_ARSTAT Register (Offset = 012Ch) [reset = NA]

LANE_ARSTAT is shown in 図 7-88 and described in 表 7-60.

Return to the Register Summary Table.

Lane Arrival Status

図 7-88. LANE_ARSTAT Register



表 7-60. LANE_ARSTAT Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	
0	LANE_ARR_RDY	R	NA	This bit is set when lane arrival times are captured and available for read in LANE_ARR. Lane arrival data is captured when all lanes are ready and the chip attempts to release the elastic buffer. This bit is cleared when JESD_EN=0 or JESD_RST=1.



7.5.3.28 LANE_INV Register (Offset = 012Eh) [reset = 0000h]

LANE_INV is shown in 図 7-89 and described in 表 7-61.

Return to the Register Summary Table.

SerDes Lane Inversion

注

Only lanes 6 and 14 are connected on DDS devices. All other lanes are disconnected.

図 7-89. LANE INV Register

			eg / OO. LANE	_iitt itegiste	•			
15	14	13	12	11	10	9	8	
LANE_INV[15:8]								
R/W-00h								
7	6	5	4	3	2	1	0	
LANE_INV[7:0]								
			R/W	-00h				

表 7-61. LANE_INV Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	LANE_INV	R/W		Program LANE_INV[n]=1 to invert the bitstream through physical lane n. Use this if the differential pair is swapped between the transmitter and receiver.

7.5.3.29 LANE_SEL[15:0] Register (Offset = 0130h) [reset for LANE_SEL[n]=n]

LANE_SEL[15:0] forms a crossbar switch, and is a set of 16 registers for specifying which physical lane is bound to logical lane n. LANE_SEL[15:0] is shown in \boxtimes 7-90 and described in $\not\equiv$ 7-62.

Return to the Register Summary Table.

SerDes Lane Select for Logical Lane n (n = 0 - 15). LANE SEL[0] is at the lowest address.

注

Only lanes 6 and 14 are connected on DDS devices. All other lanes are disconnected.

図 7-90. LANE_SEL[15:0] Register




表 7-62. LANE_SEL[15:0] Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0h	
3-0	LANE_SEL[n]	R/W	n	Specify which physical lane (0 to 15) is bound to logical lane n . To bind physical lane p to logical lane n , program LANE_SEL[n]= p . For example, to bind logical lane 0 to physical lane 3, program LANE_SEL[0]=3. Note: This register should only be changed when JESD_EN=0.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



7.5.3.30 LANE_ARR[15:0] Register (Offset = 0140h) [Read only, reset = NA]

LANE_ARR[15:0] is a set of 16 registers for measuring the arrival time of lane n. LANE_ARR[15:0] is shown in \mathbf{Z} 7-91 and described in 表 7-63.

Return to the Register Summary Table.

SerDes Lane n Arrival Time (n = 0 - 15). LANE_ARR[0] is at the lowest address.

注

Only lanes 6 and 14 are connected on DDS devices. All other lanes are disconnected.

図 7-91. LANE_ARR[15:0] Register

7	6	5	4	3	2	1	0
RESERVED				LANE_	ARR[n]		
R-00b				F	₹		

表 7-63. LANE_ARR[15:0] Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	0h	
5-0	LANE_ARR[n]	R	NA	Returns the arrival time of lane <i>n</i> with respect to the internal LMFC/LEMC that is established by SYSREF. The value returned can be between 0 and 63 (inclusive), regardless of the multiframe/EMB length. These registers are valid only when LANE_ARR_RDY =1. See Programming RBD. Note: The lane arrival data is captured when attempting to release the elastic buffer and LANE_ARR_RDY=0. All values are from the same release attempt. Note: It may be necessary to use JESD_RST when starting the link to get accurate lane arrival values.

7.5.3.31 LANE_STATUS[15:0] Register (Offset = 0150h) [Read only, reset = NA]

LANE_STATUS[15:0] is a set of 16 registers showing the status of lane n. LANE_STATUS[15:0] is shown in \boxtimes 7-92 and described in \bigstar 7-64.

Return to the Register Summary Table.

SerDes Lane n Status (n = 0 - 15). LANE STATUS[0] is at the lowest address.

注

Only lanes 6 and 14 are connected on DDS devices. All other lanes are disconnected.

図 7-92. LANE_STATUS[15:0] Register




表 7-64. LANE_STATUS[15:0] Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R	00h	
2	F_EMB_SYNC[n]	R	NA	Returns 1 if logical lane n has frame or EMB synchronization.
1	CG_BK_SYNC[n]	R	NA	Returns 1 if logical lane <i>n</i> has code-group or block synchronization.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

99



表 7-64. LANE_STATUS[15:0] Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
0	SIG_DET[n]	R	NA	Returns 1 if logical lane <i>n</i> is detecting a data signal (using loss-of-
				signal detector in PHY).

7.5.3.32 LANE_ERR[15:0] Register (Offset = 0160h) [reset = 00h]

LANE_ERR[15:0] is a set of 16 registers reporting errors for lane n. LANE_ERR[15:0] is shown in \boxtimes 7-93 and described in \gtrless 7-65.

Return to the Register Summary Table.

SerDes Lane n Error Flags (n = 0 - 15). LANE_ERR[0] is at the lowest address.

注

Only lanes 6 and 14 are connected on DDS devices. All other langes are disconnected.

図 7-93. LANE_ERR[15:0] Register

7	6	5	4	3	2	1	0			
LANE_ERR[n]										
	R/W1C									

表 7-65. LANE_ERR[15:0] Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	EIGLERR[n]	Type R/W1C	Reset 00h	Sticky bits indicating various errors on lane n. A bit is set to indicate an error. Write a 1 to clear a bit. [7] Alignment character found at unexpected location (8b/10b) or (extended)-multi-block pilot signal not in expected location (64b/66b) [6] Multi-frame, multi-block, or extended-multi-block alignment lost. [5] Frame alignment was lost (8b/10b only) or CRC_FAULT=1 (64b/66b). [4] Code-group or block synchronization was lost. [3] RESERVED [2] Not-in-table or unexpected control character (8b/10b) or CRC (64b/66b) error occurred. [1] Disparity error (8b/10b) or invalid sync header (64b/66b) occurred. [0] Gearbox FIFO overflowed or underflowed. As long as the write clock frequency is correct the gearbox write clock can drift at least 3UI after this flag without causing data corruption. Note: Lane Error Flags for extra or disabled lanes are undefined. Note: LANE_ERR[6:1] are only detected for 8b/10b operation while sync n=1

7.5.3.33 FIFO_STATUS[15:0] Register (Offset = 0170h) [Read only, reset = NA]

FIFO_STATUS[15:0] is a set of 16 registers showing the status of lane n. LANE_STATUS[15:0] is shown in 図 7-94 and described in 表 7-66.

Return to the Register Summary Table.

SerDes Lane n Status (n = 0 - 15). FIFO_STATUS[0] is at the lowest address.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: DDS39RF10 DDS39RFS10

注

Only lanes 6 and 14 are connected on DDS devices. All other langes are disconnected.

図 7-94. FIFO_STATUS[15:0] Register

7	6	5	4	3	2	1	0
	RESERVED				PDIFF[n]		
	R-000b				R		

表 7-66. FIFO_STATUS[15:0] Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R	000b	
4-0	PDIFF[n]	R	NA	This register returns the difference between the write and read pointers inside the gearbox FIFO for logical lane n. For 8b/10b, values from 0-14 will be returned. For 64b/66b, values from 0-16 will be returned. The values at the ends of the range (0 & 14 for 8b/10b or 0 & 16 for 64b/66b) indicate error positions that will cause the Gearbox FIFO overflow/underflow flag to be set in LANE_ERR. In both cases, 1 indicates minimum setup and the max value minus 1 indicates minimum hold. Values are measured in the read clock. The tread size is approximately ½ of the effective link layer clock period (0.5/(LCR*FDR)). In terms of UI: In 8b/10b mode, the nominal tread size is 20UI. The nominal tread size for the final tread (14) is 380UI±20UI. In 64b/66b mode, the nominal tread size is 16.5UI. The nominal tread size for the final tread (16) is 412.5UI±16.5UI. The PDIFF[n] value for disabled lanes and lanes enabled by EXTRA_LANE are undefined.

7.5.3.34 BER_EN Register (Offset = 01A0h) [reset = 00h]

BER_EN is shown in 図 7-95 and described in 表 7-67.

Return to the Register Summary Table.

BER Measurement Control

図 7-95. BER_EN Register




表 7-67. BER_EN Register Field Descriptions

Bit	Field	eld Type		Description
7-1	-1 RESERVED R/W		00h	
0	BER_EN	R/W	0b	BER (bit-error-rate) test enable. After setting up the receiver parameters, the user can program JTEST to a PRBS mode, set JESD_EN, and then set BER_EN to enable the BER counters (see BER_CNTn). To clear and restart the counters, program BER_EN to 0 and then back to 1. The BER logic will self-synchronize to the incoming PRBS data after the rising edge of BER_EN.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック (ご意見やお問い合わせ) を送信

101



7.5.3.35 BER_CNT Register (Offset = 01B0h) [reset = NA, read rnly]

BER_CNT is shown in 図 7-96 and described in 表 7-68.

Return to the Register Summary Table.

BER Error Count for Lane n. Lane 0 is a the lowest address

図 7-96. BER_CNT Register




表 7-68. BER_CNT Register Field Descriptions

Bit Field		Туре	Reset	Description
7-0	BER_CNT[n]	R/W	0h	Returns the number of bit errors detected on lane n. This value will saturate at 255. The BER for lane n can be computed as follows: BER = BER_CNT[n] / FBIT / TBER Where TBER is the number of seconds that has elapsed from when BER_EN was set to when BER_CNT[n] was read. TBER is measured by the host system or clock. Example: If BER_CNT[n] returns 2, and FBIT is 12.8Gbps, and TBER is 3600 seconds, the bit-error-rate is 2/12.8e9/3600 = 43e-15 Note: The error counters on disabled lanes and lanes enabled by EXTRA_LANE are undefined.

7.5.3.36 JPHY_CTRL Register (Offset = 01C1h) [reset = 43h]

JPHY CTRL is shown in 図 7-97 and described in 表 7-69.

Return to the Register Summary Table.

JESD204C SerDes Control. Note: This register should only be changed when JESD_EN = 0.

図 7-97. JPHY CTRL Register

		-	_				
7	6	5	4	3	2	1	0
RESERVED		CDR		RESE	RVED	OC_EN	LOS_EN
R/W-0b		R/W-100b		R/W	/-0b	R/W-1b	R/W-1b

表 7-69. JPHY CTRL Register Field Descriptions

Bit	Field	.,,,,,		Description
7	RESERVED			
6-4	CDR	R/W	100Ь	Control CDR (clock-data-recovery) setting. The default value should be appropriate, but other settings can be used to adjust the tracking rate or reduce CDR power consumption. The 2nd order modes are for tracking a frequency offset when the Tx and Rx do not share a common reference clock. This is not applicable to JESD204C. See CDR Settings.
3-2	RESERVED	R/W	00b	
1	OC_EN	R/W	1b	Enable offset compensation/calibration for all lanes.
0	LOS_EN	R/W 1b Enable loss-of-signal detector for		Enable loss-of-signal detector for all lanes.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



表 7-70. CDR Settings

			•		
CDR	Vote Threshold	Tracking Rate [ppm]	Order	Settling Time [UI]	Activity %
0	15	313	2 nd	36	83
1	7	607	2 nd	36	70
2	3	723	2 nd	36	50
3	1	868	2 nd	36	25
4 (default)	15	96	1 st	36	83
5	3	289	1 st	36	50
6	1	434	1 st	36	25
7	7	13	1 st	1524	5

7.5.3.37 EQ_CTRL Register (Offset = 01C2h) [reset = 00h]

EQ_CTRL is shown in 図 7-98 and described in 表 7-71.

Return to the Register Summary Table.

SerDes Equalizer Control

図 7-98. EQ_CTRL Register

7 6 5		7 6 5 4 3		2	1 0		
RESERVED		EQ_OVR	EQZ_OVR	EQHLD	EQMOI	DE	
R/W-000b			R/W-0b	R/W-0b	R/W-0b	R/W-00	0b

表 7-71. EQ_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	000b	
4	EQ_OVR	EQ_OVR R/W 0b		When EQMODE=1, you can program EQ_OVR=1 to over-ride the equalizer level using the EQLEVEL[n] registers. Affects all lanes.
3	EQZ_OVR	R/W	0b	Set this bit to enable the EQZERO register (to override the equalizer's zero frequency). When EQZ_OVR=0, the frequency is set based on the RATE register. Affects all lanes.
2	EQHLD	R/W	0b	When the equalizer is in fully-adaptive mode (EQMODE=1 and EQ_OVR=0), programming EQHLD will freeze (hold) the adaptation loop (for all lanes).
1-0	EQMODE	R/W	00b	Sets the equalizer mode (for all lanes): See Equalizer. 0: Equalizer disabled. Flat response with maximum gain. 1: Equalizer enabled. The equalizer is fully adaptive if EQ_OVR=0. 2: Precursor equalization analysis. 3: Postcursor equalization analysis.

7.5.3.38 EQZERO Register (Offset = 01C3h) [reset = 00h]

EQZERO is shown in $ext{ <math> ext{ } ext{ }$

Return to the Register Summary Table.

SerDes Equalizer Zero.

図 7-99. EQZERO Register

7	6	5	4	3	2	1	0
	RESERVED				EQZERO		
	R/W-000b				R/W-00h		

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



図 7-99. EQZERO Register (続き)

表 7-72. EQZERO Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	000b	
4-0	EQZERO	R/W	00h	When EQZ_OVR=1, this field over-rides the equalizer's zero frequency (for all lanes). When EQZ_OVR=0, the zero frequency is set automatically based on the RATE setting. 0x1F: 365 MHz (default setting for full and half-rate, RATE = 0 or 1) 0x1E: 275 MHz 0x1D: 195 MHz 0x1B: 140 MHz (default setting for quarter-rate mode, RATE = 2) 0x19: 105 MHz 0x10: 75 MHz 0x08: 55 MHz (default setting for eighth-rate, RATE = 3) 0x00: 50 MHz

7.5.3.39 LANE_EQ[15:0] Register (Offset = 01D0h) [reset = 08h]

LANE_EQ[15:0] is shown in \boxtimes 7-100 and described in $\not\equiv$ 7-73.

Return to the Register Summary Table.

SerDes Equalizer Level for Physical Lane [n]. LANE EQ[0] is at the lowest address.

注

Only lanes 6 and 14 are connected on DDS devices. All other lanes are disconnected.

図 7-100. LANE EQ[15:0] Register

				1 1 0			
7	6	5	4	3	2	1	0
RESERVED	EQBO	OST[n]			EQLEVEL[n]		
R/W-0b	R/W	′-00b			R/W-00h		

表 7-73. LANE_EQ[15:0] Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0b	
6-5	EQBOOST[n]	R/W	00b	Controls EQ boost for physical lane <i>n</i> .
				EQBOOST : GAIN Boost : BW Change : Power Increase
				0 : 0dB : 0% : 0mW
				1 : 2dB : -30% : 0mW
				2 : 4dB : +10% : 5mW
				3 : 6dB : -20% : 5mW
4-0	EQLEVEL[n]	R/W	00h	When EQ_OVR=1, this field controls the equalization level for lane n.
				The valid range is from 0 (least equalization) to 16 (most
				equalization).

7.5.3.40 LANE_EQS[15:0] Register (Offset = 01E0h) [reset = NA, read only]

LANE_EQS[15:0] is shown in 図 7-101 and described in 表 7-74.

Return to the Register Summary Table.

104

Serdes Equalizer Status for Physical Lane n



注

Only lanes 6 and 14 are connected on DDS devices. All other lanes are disconnected.

図 7-101. LANE_EQS[15:0] Register

7	6	5	4	3	2	1	0
RESERVED	EQOVER[n]	EQUNDER[n]			EQLEVEL_S[n]		
R	R	R	R				

表 7-74. LANE_EQS[15:0] Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R		
6	EQOVER[n]	R		EQOVER status for PHY lane <i>n</i> pre/post cursor analysis. See Pre/Post Cursor Analysis Procedure.
5	EQUNDER[n]	R		EQUNDER status for PHY lane <i>n</i> pre/post cursor analysis. See Pre/Post Cursor Analysis Procedure
4	EQLEVEL_S[n]	R		This field returns the equalizer level currently in effect for lane <i>n</i> . This is the count of the number of bits set in the thermometer encoded value from the stsrx EQLEVEL_S field for lane <i>n</i> .

7.5.3.41 ESRUN Register (Offset = 01F0h) [reset = 00h]

ESRUN is shown in 図 7-102 and described in 表 7-75.

Return to the Register Summary Table.

Eye-Scan Run Control

図 7-102. ESRUN Register

7	6	5	4	3	2	1	0
		RESERVED				ESRUN	
	R/W-00h						

表 7-75. ESRUN Register Field Descriptions

				· · · · · · · · · · · · · · · · · · ·
Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	
0	ESRUN	R/W		After setting up eye-scan, set ESRUN=1 to run the eye-scan test. See Eye Scan Procedure.

7.5.3.42 ES_CTRL Register (Offset = 01F1h) [reset = 00h]

ES_CTRL is shown in $ext{ } ext{ }$

Return to the Register Summary Table. Note: Only change this register while ESRUN=0.

Eye-Scan Control

図 7-103. ES_CTRL Register

	7	6	5		3	2	1	0	
ŀ	,	D) (ED		T	50				
	RESE	RVED	ES	LEN	ES				
	R/W	-00b	R/W	V-00b	R/W-0h				
	R/W-00b R/W-00b		R/VV-UN						

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

105



表 7-76. ES_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	ES_CTRL	R/W	00b	
5-4	ESLEN	R/W	00Ь	Specify the length of the eye-scan test. Larger values will give more consistent results, but will take longer. ESLEN: Number of Samples Analyzed 0:127 1:1032 2:8191 3:65535 Note: Many eye-scan modes only analyze zeros (or ones). Since they don't analyze every sample, those modes will take longer to complete compared to a mode that analyzes all samples.
3-0	ES	R/W	Oh	Specify the eye-scan mode. Applies to all lanes. ES: Eye-Scan Mode 0: Eye-scan disabled (default) 1: Compare. Counts mismatches between the normal sampler and the eye-scan sampler. Analyzes zeros and ones. 2: Compare zeros. Same as ES=1, but only analyzes zeros. 3: Compare ones. Same as ES=1, but only analyzes ones. 4: Count ones. Increments ECOUNTn when the eye-scan sample is 1. 5-7: RESERVED 8: Average zero. Adjusts ESVO_Sn to the average voltage for a zero. 9: Outer zero. Adjusts ESVO_Sn to the lowest voltage for a zero. 10: Inner zero. Adjusts ESVO_Sn to the highest voltage for a zero. 11: RESERVED 12: Average one. Adjusts ESVO_Sn to the average voltage for a one. 13: Outer one. Adjusts ESVO_Sn to the highest voltage for a one. 14: Inner one. Adjusts ESVO_Sn to the lowest voltage for a one. 15: RESERVED

7.5.3.43 ESPO Register (Offset = 01F2h) [reset = 00h]

ESPO is shown in 図 7-104 and described in 表 7-77.

Return to the Register Summary Table.

Eye-Scan Phase Offset

図 7-104. ESPO Register

				•			
7	6	5	4	3	2	1	0
RESERVED				ESPO			
R/W-0b				R/W-00h			

表 7-77. ESPO Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0h	

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



表 7-77. ESPO Register Field Descriptions (続き)

			_	• • • • • • • • • • • • • • • • • • • •
Bit	Field	Туре	Reset	Description
6-0	ESPO	R/W	0b	Eye-scan phase offset for all lanes. This adjusts the sampling instant
				of the eye-scan sampler compared to the normal sampler. This is a
				signed value from -64 to +63 and the step size is 1/32th of a UI.
				Note: Only change this register while ESRUN=0.

7.5.3.44 ESVO Register (Offset = 01F3h) [reset = 00h]

ESVO is shown in 図 7-105 and described in 表 7-78.

Return to the Register Summary Table.

Eye-Scan Voltage Offset

図 7-105. ESVO Register

7	6	5	4	3	2	1	0
RESE	RESERVED			ES	OVO		
R/W-00b				R/W	/-00h		
1							

表 7-78. ESVO Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	0h	
5-0	ESVO	R/W	00h	Eye-scan voltage offset for all lanes. This adjusts the voltage threshold of the eye-scan sampler. This is a signed value from -32 to +31. The step size is about 10mV (giving an adjustment range of about -320mV to +310mV). This field is ignored for eye-scan modes that adjust the voltage offset automatically and return a result on ESVO_S[n]. Note: This register should only be changed when ESRUN=0.

7.5.3.45 ES_BIT_SELECT Register (Offset = 01F4h) [reset = 00h]

ES_BIT_SELECT is shown in 図 7-106 and described in 表 7-79.

Return to the Register Summary Table.

Eye-Scan Bit Select.

図 7-106. ES_BIT_SELECT Register

7	6	5	4	3	2	1	0
	RESERVED				ES_BIT_SELECT		
	R/W-000b				R/W-00h		

表 7-79. ES_BIT_SELECT Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	RESERVED	R/W	000b	

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

107



表 7-79. ES_BIT_SELECT Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description		
4-0	ES_BIT_SELECT	R/W	00h	Eye-scan only runs on every 20th bit. This field specifies which bit		
				position the eye-scan runs on (valid range is 0 to 19). Eye-scans		
				may be run with all possible values of ES_BIT_SELECT and the		
				results combined. Alternatively, results can be kept separate to see		
				the effects of any duty cycle distortion / repetitive jitter.		
				Note: This register should only be changed when ESRUN=0.		

7.5.3.46 ECOUNT_CLR Register (Offset = 01F5h) [reset = 00h]

ECOUNT_CLR is shown in 図 7-107 and described in 表 7-80.

Return to the Register Summary Table.

SerDes Error Counter Clear

図 7-107. ECOUNT_CLR Register

				_			
7	6	5	4	3	2	1	0
RESERVED						ECOUNT_CLR	
R/W-00h						R/W-0b	

表 7-80. ECOUNT_CLR Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	
0	ECOUNT_CLR	R/W	0b	Program this to a 1 and then to 0 to clear the ECOUNT counters

7.5.3.47 ESDONE Register (Offset = 01F6h) [reset = NA, read-only]

ESDONE is shown in 図 7-108 and described in 表 7-81.

Return to the Register Summary Table.

Eye-Scan Process Done

注

Only lanes 6 and 14 are connected on DDS devices. All other lanes are disconnected.

図 7-108. ESDONE Register

	· ·	5	4	3	2	1	0
			ESDON	IE[15:8]			
R							
			ESDON	NE[7:0]			
			F	₹			

表 7-81. ESDONE Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	ESDONE[15:0]	R		ESDONE[n] returns a 1 to indicate that the eye-scan procedure is completed on physical lane n. You must make sure that ESDONE[n] returns 1 before reading ESVO_S[n] or ECOUNT[n].

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



7.5.3.48 ESVO_S[15:0] Register (Offset = 0200h) [reset = NA, read-only]

ESVO_S[15:0] is shown in \boxtimes 7-109 and described in 表 7-82.

Return to the Register Summary Table.

Eye-Scan Voltage Offset for SerDes lane n, n = 0 - 15. ESVO_S[0] is at the lowest address.

注

Only lanes 6 and 14 are connected on DDS devices. All other lanes are disconnected.

図 7-109. ESVO_S[15:0] Register

			_				
7	6	5	4	3	2	1	0
RESE	RVED			ESVO	D_S[<i>n</i>]		
R				F	₹		

表 7-82. ESVO_S[15:0] Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	NA	
5-0	ESVO_S[n]	R		Returns the voltage offset result from the eye-scan on physical lane n . Applies to eye-scan modes that compute the voltage offset automatically. Only valid when ESDONE[n] returns 1.

7.5.3.49 ESCOUNT[15:0] Register (Offset = 0210h) [reset = NA, read-only]

ESCOUNT[15:0] is shown in 図 7-110 and described in 表 7-83.

Return to the Register Summary Table.

Eye-Scan Voltage Offset for SerDes lane n, n = 0 - 15. ESCOUNT[0] is at the lowest address.

注

Only lanes 6 and 14 are connected on DDS devices. All other lanes are disconnected.

図 7-110. ESCOUNT[15:0] Register




表 7-83. ESCOUNT[15:0] Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	ESCOUNT[n]	R		Returns the mismatch count for physical lane <i>n</i> (applies to eye-scan modes that count mismatches). Only valid when ESDONE[<i>n</i>] returns 1.

7.5.3.50 LOS_TH Register (Offset = 0234h) [reset = 08h]

LOS_TH is shown in 図 7-111 and described in 表 7-84.

Return to the Register Summary Table.

SerDes Loss-of-signal Theshold



図 7-111. LOS_TH Register

7	6	5	4	3	2	1	0
	RESE	RVED			LOS	_TH	
	R/W	/-0h			R/W	/-0h	

表 7-84. LOS_TH Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0h	
3-0	LOS_TH	R/W		Specifies the threshold for the loss-of-signal detector. Applies when LOS_EN=1. Affects all lanes. LOS_TH: Approximate Threshold (mV) 0, 1: RESERVED 2 - 15: 15*(LOS_TH)

7.5.3.51 EQCNTSZ Register (Offset = 0235h) [reset = 00h]

EQCNTSZ is shown in 図 7-112 and described in 表 7-85.

Return to the Register Summary Table.

SerDes Equalizer Counter Size

図 7-112. EQCNTSZ Register



表 7-85. EQCNTSZ Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0h	
3-0	EQCNTSZ	R/W	Oh	Equalizer counter size: Adjusts how many votes must be accumulated to cause the adaptive equalizer gain to change. Affects all lanes. This is for debug purposes only and the user should generally not need to change this setting. EQCNTSZ: Equalizer Vote Counter Size (votes required to adjust gain) 0: (default) 511 1: RESERVED 2: 1 3: 3 4: 7 5: 15 6: 31 7: 63 8: 127 9: 255 10-15: RESERVED

7.5.3.52 CDRLOCK Register (Offset = 0238h) [reset = 00h]

CDRLOCK is shown in 図 7-113 and described in 表 7-86.



Return to the Register Summary Table.

SerDes CDR Lock/Freeze.

図 7-113. CDRLOCK Register

7	6	5	4	3	2	1	0
		RESERVED					CDRLOCK
	R/W-00h						

表 7-86. CDRLOCK Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	
0	CDRLOCK	R/W		When set, the CDR is frozen and no longer tracks. When the CDR is operating in first-order mode, set CDRLOCK to freeze the CDRPHASE value to inspect it.

7.5.3.53 CDRPHASE Register (Offset = 0239h) [reset = NA, read-only]

CDRPHASE is shown in 図 7-114 and described in 表 7-87.

Return to the Register Summary Table.

SerDes CDR Phase Status

図 7-114. CDRPHASE Register

7	6	5	4	3	2	1	0
	CDRPHASE						
			I	R			

表 7-87. CDRPHASE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CDRPHASE	R		Returns the current CDR phase value for the lane specified by RXDLANE. It is recommended to set CDRLOCK=1 before reading this register. The format is gray-coded. Refer to CDRPHASE Status for the coding.

7.5.3.54 PLL_STATUS Register (Offset = 0250h) [reset = NA, read only]

PLL STATUS is shown in 図 7-67 and described in 表 7-39.

Return to the Register Summary Table.

SerDes PLL Status

図 7-115. PLL_STATUS Register




表 7-88. PLL_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	PLL_LOCK_STS	R	0h	This field returns the LOCK signal from all four SerDes macros (3:0). This field can be used for functional (fault) testing of the PLL lock detectors.



表 7-88. PLL STATUS Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
3-0	PLL_LOCK_LOST	R/W1C	Oh	PLL_LOCK_LOST[n] is set whenever the LOCK signal from a SerDes PLL is low. bit 0: lanes 0 - 3 bit 1: lanes 4 - 7 bit 2: lanes 8 - 11 bit 3: lanes 12 - 15 This bit is sticky (remains set even if the PLL acquires lock). Write 1 to clear a bit. These bits are for debug purposes and allow the SPI to monitor if any SerDes PLL loses lock even briefly.

7.5.3.55 JESD_RST Register (Offset = 0253h) [reset = 0x00]

JESD_RST is shown in 図 7-116 and described in 表 7-89.

Return to the Register Summary Table.

JESD Reset

図 7-116. JESD_RST Register




表 7-89. JESD_RST Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	RESERVED
0	JESD_RST	R/W	0b	When set, this bit holds the digital portion of the JESD circuitry in reset but does not affect the physical lane. It may be necessary to set this bit prior to setting JESD_EN = 1 and then clear this bit at a later time to start processing the JESD data. This allows the supply to settle from the large change in power that occurs when starting the PHY and JESD clocks. This is especially important if the user plans to use the LANE_ARR values, since these values are captured only the first time the elastic buffer attempts to release.

7.5.3.56 EXTREF_EN Register (Offset = 02B0h) [reset = 00h]

EXTREF EN is shown in 図 7-117 and described in 表 7-90.

Return to the Register Summary Table.

Enable External Reference

図 7-117. EXTREF_EN Register

7	6	5	4	3	2	1	0
			RESERVED				
		R/W-00h					R/W-0b

表 7-90. EXTREF_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	
0	EXTREF_EN	R/W		Setting this bit enable the use of an external reference voltage on the EXTREF ball.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



CUR_2X_EN Register (Offset = 02B1h) [reset = 00h]

CUR_2X_EN is shown in 図 7-118 and described in 表 7-91.

Return to the Register Summary Table.

DAC Current Doubler Enable

図 7-118. CUR_2X_EN Register

7	6	5	4	3	2	1	0
			RESERVED				CUR_2X_EN
		R/W-00h				R/W-0b	

表 7-91. CUR_2X_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	
0	CUR_2X_EN	R/W	0b	Setting this bit doubles the DAC output current.

7.5.3.57 DAC_OFS_CHG_BLK Register (Offset = 02CFh) [reset = 00h]

DAC_OFS_CHG_BLK is shown in 図 7-119 and described in 表 7-92.

Return to the Register Summary Table.

DAC Offset Adjustment Change Block

図 7-119. DAC_OFS_CHG_BLK Register

7	6	5	4	3	2	1	0
			RESERVED				DAC_OFS_CH G_BLK
						R/W-0b	

表 7-92. DAC_OFS_CHG_BLK Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1		R/W	00h	
0	DAC_OFS_CHG_BLK	R/W		When set, changes to DAC_OFS[n] are not propagated to the high-speed clocks and both DACs continue to use their current value. When this is changed from 1 to 0 the new DAC_OFS[n] values will be applied to both DACs in the same clock cycle.

7.5.3.58 DP_EN Register (Offset = 02E0h) [reset = 00h]

DP_EN is shown in 図 7-120 and described in 表 7-93.

Return to the Register Summary Table.

Datapath Enable.

図 7-120. DP_EN Register

7	6	5	4	3	2	1	0
		RESERVED					DP_EN
		R/W-00h					R/W-0b



表 7-93. DP EN Register Field Descriptions

	20							
Bit	Field	Туре	Reset	Description				
7-1	RESERVED	R/W	00h					
0	DP_EN	R/W	0b	Setting this bit enables datapath operation. When cleared, the				
				datapath is held in reset. This bit should be set after the chip is				
				configured for proper operation.				
				Note: This register should only be changed from 0 to 1 when				
				FUSE_DONE=1.				

7.5.3.59 DUC_L Register (Offset = 02E1h) [reset = 00h]

DUC_L is shown in 図 7-121 and described in 表 7-94.

Return to the Register Summary Table.

DUC Interpolation Factor.

図 7-121. DUC_L Register




表 7-94. DUC_L Register Field Descriptions


Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0h	
3-0	DUC_L	R/W	0h	DUC Interpolation Factor
				0: 1x
				1: 2x
				2: 3x
				3: 4x
				4: 6x
				5: 8x
				6: 12x
				7: 16x
				8: 24x
				9: 32x
				10: 48x
				11: 64x
				12: 96x
				13: 128x
				14: 192x
				15: 256x
				Note: This register should only be changed when JESD_EN=0 and
				DP_EN=0.

7.5.3.60 DUC_GAIN Register (Offset = 02E2h) [reset = 00h]

DUC_GAIN is shown in 図 7-122 and described in 表 7-95.

Return to the Register Summary Table.

図 7-122. DUC_GAIN Register



Instruments

図 7-122. DUC_GAIN Register (続き)

DUC_GAIN3	DUC_GAIN2	DUC_GAIN1	DUC_GAIN0	
R/W-00b	R/W-00b	R/W-00b	R/W-00b	

表 7-95. DUC_GAIN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	DUC_GAIN3	R/W	00b	DUC_GAIN <i>n</i> adjusts the gain of DUC <i>n</i> (in the channel bonder)
5-4	DUC_GAIN2	R/W	00b	0: 0dB
3-2	DUC_GAIN1	R/W	00b	1: -6dB
1-0	DUC_GAIN0	R/W	00b	2: -12dB 3: RESERVED
				Note: When the DUCs are configured for complex output
				(DUC FORMAT=1), DUC2 and DUC3 cannot be used. In that case,
				DUC GAIN2 and DUC GAIN3 adjust the gain of the imaginary
				outputs of DUC0 and DUC1 respectively.
				Note: This register should only be changed when DP_EN=0.

7.5.3.61 DUC_FORMAT Register (Offset = 02E3h) [reset = 00h]

DUC_FORMAT is shown in 図 7-123 and described in 表 7-96.

Return to the Register Summary Table.

DUC Output Format

図 7-123. DUC_FORMAT Register

7	6	5	4	3	2	1	0
RESERVED							DUC_FORMAT
			R/W-00h				R/W-0b

表 7-96. DUC_FORMAT Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	
0	DUC_FORMAT	R/W	0b	0: DUC outputs are real (DUC mixer converts complex to real by discarding the imaginary part). Up to 4 DUCs can be enabled. 1: DUC outputs are complex. Up to 2 DUCs can be enabled (DUC0 and DUC1). Note: This register should only be changed when DP_EN=0.

7.5.3.62 DAC_SRC Register (Offset = 02E4h) [reset = 00h]

DAC_SRC is shown in 図 7-124 and described in 表 7-97.

Return to the Register Summary Table.

DAC Source

図 7-124. DAC_SRC Register

U				
DAC_SRC0				



表 7-97. DAC_SRC Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	DAC_SRC1	R/W	0h	When the DUCs are disabled (LT<=1), DAC_SRCn selects which
3-0	DAC_SRC0	R/W	0b	input stream is sent to DACn. When the DUCs are enabled (LT>=2),
				DAC_SRCn controls which DUC outputs are routed (summed) to
				DACn (and the meaning of the bits depends on DUC_FORMAT).
				Signals Routed to DACn when DAC_SRCn[m] is set:
				LT=0.5 or 1 (DUCs disabled)
				DAC_SRCn[0]: Input Stream 0 (I)
				DAC_SRCn[1]: Input Stream 1 (Q)
				DAC_SRCn[2]: n/a
				DAC_SRCn[3]: n/a
				LT is 2 or higher (DUCs enabled) Register Bit
				DAC_SRCn[x] : DUC_FORMAT=0 (real) : DUC_FORMAT=1
				(complex)
				DAC_SRCn[0] : DUC0 (real) : DUC0 (real)
				DAC_SRCn[1] : DUC1 (real) : DUC1 (real)
				DAC_SRCn[2] : DUC2 (real) : DUC0 (imag)
				DAC_SRCn[3] : DUC3 (real) : DUC1 (imag)
				If more than one signal is routed to the same DAC, the signals are
				summed together. Use DUC_GAIN to avoid saturation in this case.
				While it is possible to sum a real output with an imaginary output, no
				practical application requires that, so it is not tested or supported.
				When LT=0.5 or 1, no summing is supported. Only DAC_SRCn[0] or
				DAC_SRCn[1] should be set
				Note: This register should only be changed when DP_EN=0.

7.5.3.63 MXMODE Register (Offset = 02E8h) [reset = 00h]

MXMODE is shown in 図 7-125 and described in 表 7-98.

Return to the Register Summary Table.

DAC Output Mode. Note: This register should only be changed when DP_EN=0.

図 7-125. MXMODE Register

	7	6	5	4	3	2	1	0
Ī	RESERVED		MXMODE1		RESERVED		MXMODE0	
Ī	R/W-0b	R/W-000b		R/W-0b		R/W-000b		

表 7-98. MXMODE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0b	
6-4	MXMODE1	R/W	000Ь	Specify the DAC pulse format for DACB. 0: Normal mode (non-return-to-zero or NRZ) (sinc nulls at n*FS) 1: RF Mode (return to inverse or RTI) (sinc nulls at DC and 2n*FS) 2: Return-to-Zero (RTZ) (sinc nulls at 2n*FS) 3: DES2X – Samples provided by the DES interpolator (low-pass mode) 4: DES2XH – Samples provided by the DES interpolator (high-pass mode) 6: Disabled – DACA is disabled 7: RESERVED

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

表 7-98. MXMODE Register Field Descriptions (続き)

St 7 00. III/MIODE Register Field Descriptions (MAC)									
Bit	Field	Туре	Reset	Description					
3	RESERVED	R/W	0b						
2-0	MXMODE0	R/W	0b	Specify the DAC pulse format for DACA.					
				0: Normal mode (non-return-to-zero or NRZ) (sinc nulls at n*FS)					
				1: RF Mode (return to inverse or RTI) (sinc nulls at DC and 2n*FS)					
				2: Return-to-Zero (RTZ) (sinc nulls at 2n*FS)					
				3: DES2X – Samples provided by the DES interpolator (low-pass					
				mode)					
				4: DES2XH – Samples provided by the DES interpolator (high-pass					
				mode)					
				6: Disabled – DACA is disabled					
				7: RESERVED					
I		1	1						

7.5.3.64 TRUNC_HLSB Register (Offset = 02EAh) [reset = 00h]

TRUNC_HLSB is shown in 図 7-126 and described in 表 7-99.

Return to the Register Summary Table.

Truncation Half LSB Offset

図 7-126. TRUNC_HLSB Register

7	6	5	4	3	2	1	0	
	RESERVED							
			R/W-00h					

表 7-99. TRUNC HLSB Register Field Descriptions

			_	•
Bit	Field	Туре	Reset	Description
7-1		R/W	0h	
0	TRUNC_HLSB	R/W	0b	adds ½ LSB offset for < 16-bit resolution modes or devices. For a mode or device with < 16-bit output resolution, setting this bit adds a 1/2 LSB offset to reduce the average offset introduced by truncation. Note: This register should only be changed when DP_EN=0

7.5.3.65 TX_EN_SEL Register (Offset = 02F8h) [reset = 03h]

TX_EN_SEL is shown in 図 7-127 and described in 表 7-100.

Return to the Register Summary Table.

Transmitter Enable Control Selection.

図 7-127. TX_EN_SEL Register

7	6	5	4	3	2	1	0
RESERVED				QUIET_TX_DIS ABLE	FAST_TX_EN	USE_TX_EN1	USE_TX_EN0
R/W-0h			R/W-0b	R/W-0b	R/W-1b	R/W-1b	

表 7-100. TX EN SEL Register Field Descriptions

_			_	_	<u>9</u>
	Bit	Field	Туре	Reset	Description
	7-4	RESERVED	R/W	0h	

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



表 7-100. TX_EN_SEL Register Field Descriptions (続き)

Bit	Field	Type	Reset	Description
	1 1 2 1 2 1			1
3	QUIET_TX_DISABLE	R/W	ОЬ	O: Transmission is disabled after DEM and dither by sending a static aging safe code. For some configurations and frequencies, the outputs will have higher noise than a static mid-scale code would normally have. However, this mode has the lowest latency from transmit enable to DAC output. 1: When transmission is disabled, the input to DEM and dither is muted to minimize the output noise. This increases the latency from transmit enable to DAC output by 56 DAC clocks Note: This bit may only be set when FAST_TX_EN=1.
2	FAST_TX_EN	R/W	0b	O: When the transmit enables are both low, JESD and datapath clocks are shutdown to save power. When transmission is reenabled the outputs remain muted until valid data is available at the output. 1: No power saving is performed and transmit enables can be used independently. Latency from transmit enable to DAC outputs is reduced in this mode.
1	USE_TX_EN1	R/W	1b	0: DACB is controlled by the TXEN1 ball. In this mode, TX_EN1 register is ignored. 1: DACB is controlled by the TX_EN1 register. In this mode the TXEN1 ball input does not affect the transmit enable for DACB. Note: USE_TX_EN1 and USE_TX_EN0 should be programmed to the same value (individual channel control is not supported).
0	USE_TX_EN0	R/W	1b	0: DACA is controlled by the TXEN0 ball. In this mode, TX_EN0 register is ignored. 1: DACA is controlled by the TX_EN0 register. In this mode the TXEN0 ball input does not affect the transmit enable for DACA. Note: USE_TX_EN1 and USE_TX_EN0 should be programmed to the same value (individual channel control is not supported).

7.5.3.66 TX_EN Register (Offset = 02F9h) [reset = 03h]

TX_EN is shown in 図 7-128 and described in 表 7-101.

Return to the Register Summary Table.

Transmitter Enable Control

図 7-128. TX_EN Register



表 7-101. TX_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R/W	00h	
1	TX_EN1	R/W		When USE_TX_EN1 = 1, this bit controls the transmit enable for DACB. Note: TX_EN1 and TX_EN0 should be programmed to the same value (individual channel control is not supported).

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



表 7-101. TX_EN Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
0	TX_EN0	R/W	1b	When USE_TX_EN0 = 1, this bit controls the transmit enable for DACA Note: TX_EN1 and TX_EN0 should be programmed to the same value (individual channel control is not supported).

7.5.3.67 NCO_CTRL Register (Offset = 0300h) [reset = 00h]

NCO_CTRL is shown in \boxtimes 7-129 and described in 表 7-102.

Return to the Register Summary Table. Note: This register should only be changed when DP_EN=0.

NCO Enable

図 7-129. NCO_CTRL Register

7	6	5	4	3	2	1	0
FR_EN		RESE	RVED	NCO_SC	DDS_EN	NCO_EN	
R/W-0b		R/V	V-0h	R/W-0b	R/W-0b	R/W-0b	

表 7-102. NCO_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description				
7	FR_EN	R/W	0b	When set, the Fast Reconfiguration (FR) interface is enabled and NCO frequency, phase, dither, and accumulator reset is controlled by the FR registers rather than the SPI registers.				
6-3	RESERVED	R/W	0h					
2	NCO_SC	R/W	Ob	Self-Coherent NCO Mode: When this bit is set, all NCOs use the reference counter from the NCO in DDS/DUC channel 0. This is typically used along with the NCO_SS register. This only impacts phase-coherent mode (NCO_CONT=0).				
1	DDS_EN	R/W	0b	When set, all DUCs are configured for DDS operation once DP_EN is set. See DDS Operation in セクション 7.4.1 for details.				
0	NCO_EN	R/W	0b	When set, DUC samples are mixed with the NCO.				

7.5.3.68 NCO_CONT Register (Offset = 0301h) [reset = 00h]

NCO_CONT is shown in \boxtimes 7-130 and described in 表 7-103.

Return to the Register Summary Table.

NCO Phase Continuous Mode

図 7-130. NCO_CONT Register

7	6	5	4	3	2	1	0	
	RESE	RVED		NCO_CONT				
	R/W	V-0h			R/W	-0h		

表 7-103. NCO_CONT Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0h	

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック (ご意見やお問い合わせ) を送信

119



表 7-103. NCO_CONT Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
3-0	NCO_CONT	R/W	Oh	For each bit NCO_CONT[n], if set, NCOn operates in phase-continuous mode. This means that frequency changes occur without seeding the phase accumulator. If the bit is clear, NCOn operates in phase-coherent mode. During frequency changes, the phase accumulator is seeded from a main counter. This means that if changing from frequency A to B and then back to A, the phase returns to what it would have been if the change never occurred. Note: This register should only be changed when DP_EN=0.

7.5.3.69 NCO_SYNC Register (Offset = 0302h) [reset = 00h]

NCO_SYNC is shown in 図 7-131 and described in 表 7-104.

Return to the Register Summary Table.

NCO Synchronization Configuration

図 7-131. NCO_SYNC Register




表 7-104. NCO_SYNC Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	RESERVED	R/W	00h	

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



表 7-104. NCO_SYNC Register Field Descriptions (続き)

7.5.3.70 NCO_AR Register (Offset = 0303h) [reset = 0Fh]

NCO_AR is shown in $<math>\boxtimes$ 7-132 and described in 表 7-105.

Return to the Register Summary Table.

NCO Accumulator Reset

図 7-132. NCO_AR Register

7	6	5	4	3	2	1	0	
	RESE	RVED		NCO_AR				
	R/W	/-0h		R/W-0h				

121

English Data Sheet: SBASB20

Product Folder Links: DDS39RF10 DDS39RFS10



表 7-105. NCO_AR Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	0h	
3-0	NCO_AR	R/W		For each bit NCO_AR[n], if set, the accumulator for NCOn will be reset on every sync event specified by NCO_SYNC_SRC.
				Note: This register has no effect when FR_EN=1.

7.5.3.71 SPI_SYNC Register (Offset = 0304h) [reset = 00h]

SPI_SYNC is shown in 図 7-133 and described in 表 7-106.

Return to the Register Summary Table.

SPI Sync Bit

図 7-133. SPI_SYNC Register

7	6	5	4	3	2	1	0	
RESERVED								
	R/W-00h							

表 7-106. SPI_SYNC Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	
0	SPI_SYNC	R/W	0b	Writing '1' to this register when it is '0' will trigger synchronization events that are bound to this register (see NCO_SYNC_SRC). This register will return the last value written. Note: Whether this register is edge or level sensitive depends on the setting for NCO_SYNC_SRC. Note: This register has no effect when FR_EN=1.

NCO_SS Register (Offset = 0305h) [reset = 00h]

NCO_SS is shown in 図 7-134 and described in 表 7-107.

Return to the Register Summary Table.

NCO_SS Bit

図 7-134. NCO_SS Register

7	6	5	4	3	2	1	0
RESERVED							NCO_SS
	R/W-00h						

表 7-107. NCO_SS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



表 7-107. NCO_SS Register Field Descriptions (続き)

п					
	Bit	Field	Туре	Reset	Description
	0	NCO_SS	R/W	0b	When this bit is set, all NCOs will continuously self-synchronize
					every 256 DAC clock cycles.
					NCO_SS can be changed while the NCOs are operating (DP_EN=1).
					To write a new FREQ, AMP, or PHASE value, clear NCO_SS first,
					and then set it again after the new values are written. All values go
					into effect simultaneously on all NCOs.
					The user should make sure that NCO_AR=0 whenever NCO_SS=1
					(otherwise the NCO accumulators and/or reference counters keep
					getting reset).
					If the user also sets NCO_SC=1 and NCO_CONT=0, then all four
					NCOs maintain coherency with each other under radiation, but there
					may be no coherence with an external component. Each NCO
					accumulator is continuously seeded from the reference counter in
					DUC/DDS channel 0. This feature can be used to generate coherent
					harmonic tones to cancel out harmonic distortion in the DAC.
- 1		l .		I	

AMP[3:0] Register (Offset = 0318h) [reset = 0000h]

AMP[3:0] is described in $\frac{1}{8}$ 7-108. AMP[0] starts at address 0x0318, AMP[1] at address 0x031A, AMP[2] at address 0x031C and AMP[3] at address 0x031E.

Return to the Register Summary Table.

表 7-108. AMP[3:0] Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	AMP[3:0]	R/W	0000h	Specifies the DDS amplitude for DDS channel n. 16-bit signed value.
				This register only applies to DDS Operation.
				Note: Changes to this register do not take effect until the next sync
				event specified by NCO_SYNC_SRC.
				Note: This register should only be changed when DP_EN=0 or
				updates to the NCOs are scheduled to occur away from the change.
				(See NCO_SYNC.)FREQ[0] Register (Offset = 0320h) [reset =
				000000000000000h]

FREQ[0] is described in 表 7-109.

Return to the Register Summary Table.

FREQ for NCO0 Accumulator.



表 7-109. FREQ[0] Register Field Descriptions

Bit	Field	Туре	Reset	Description
63-0	FREQ[0]	R/W	0000	The NCO frequency (F _{NCO}) is:
			0000	F _{NCO} = FREQ[0] * 2 ⁻⁶⁴ * F _{CLK}
			0000	where F _{CLK} is the sample frequency of the DAC. FREQ[0] is the
			0000h	integer value of this register. This register can be interpreted as
				signed or unsigned (both interpretations are valid).
				Use this equation to determine the value to program:
				$FREQ[0] = 2^{64} * F_{NCO} / F_{CLK}$
				Note: Changes to this register do not take effect until the next sync
				event specified by NCO_SYNC_SRC.
				Note: This register should only be changed when DP_EN=0 or
				updates to the NCOs are scheduled to occur away from the change.
				(See NCO_SYNC.)
				Note: This register has no effect when FR_EN=1.

7.5.3.73 FREQ[1] Register (Offset = 0328h) [reset = 000000000000000h]

FREQ[1] is described in 表 7-110.

Return to the Register Summary Table.

FREQ for NCO1 Accumulator.

表 7-110. FREQ[1] Register Field Descriptions

Bit	Field	Туре	Reset	Description
Bit 63-0	FREQ[1]	R/W	Reset 0000 0000 0000 0000 0000h	The NCO frequency (F_{NCO}) is: $F_{NCO} = FREQ[1] * 2^{-64} * F_{CLK}$ where F_{CLK} is the sample frequency of the DAC. FREQ[1] is the integer value of this register. This register can be interpreted as signed or unsigned (both interpretations are valid). Use this equation to determine the value to program: $FREQ[1] = 2^{64} * F_{NCO} / F_{CLK}$ Note: Changes to this register do not take effect until the next sync event specified by NCO_SYNC_SRC. Note: This register should only be changed when DP_EN=0 or updates to the NCOs are scheduled to occur away from the change. (See NCO_SYNC.)
				Note: This register has no effect when FR_EN=1.

7.5.3.74 FREQ[2] Register (Offset = 0330h) [reset = 000000000000000h]

FREQ[2] is described in 表 7-111.

Return to the Register Summary Table.

FREQ for NCO2 Accumulator.

表 7-111. FREQ[2] Register Field Descriptions

Bit	Field	Туре	Reset	Description
63-0	FREQ[2]	R/W	0000	The NCO frequency (F _{NCO}) is:
			0000	F _{NCO} = FREQ[2] * 2 ⁻⁶⁴ * F _{CLK}
			0000	where F _{CLK} is the sample frequency of the DAC. FREQ[2] is the
			0000h	integer value of this register. This register can be interpreted as
				signed or unsigned (both interpretations are valid).
				Use this equation to determine the value to program:
				$FREQ[2] = 2^{64} * F_{NCO} / F_{CLK}$
				Note: Changes to this register do not take effect until the next sync
				event specified by NCO_SYNC_SRC.
				Note: This register should only be changed when DP_EN=0 or
				updates to the NCOs are scheduled to occur away from the change.
				(See NCO_SYNC.)
				Note: This register has no effect when FR_EN=1.

7.5.3.75 FREQ[3] Register (Offset = 0338h) [reset = 000000000000000h]

FREQ[3] is described in 表 7-112.

Return to the Register Summary Table.

FREQ for NCO3 Accumulator.

表 7-112. FREQ[3] Register Field Descriptions

Bit Field Type Reset Descr	ription
63-0 FREQ[3] R/W 0000 The N 0000 F _{NCO} 0000 where 0000h integersigned Use the FREQ Note: event Note: update (See N	Pription NCO frequency (F _{NCO}) is: = FREQ[3] * 2 ⁻⁶⁴ * F _{CLK} = F _{CLK} is the sample frequency of the DAC. FREQ[3] is the er value of this register. This register can be interpreted as ad or unsigned (both interpretations are valid). This equation to determine the value to program: Q[3] = 2 ⁶⁴ * F _{NCO} /F _{CLK} • Changes to this register do not take effect until the next synce to specified by NCO_SYNC_SRC. • This register should only be changed when DP_EN=0 or test to the NCOs are scheduled to occur away from the change. NCO_SYNC.) • This register has no effect when FR EN=1.

7.5.3.76 PHASE0 Register (Offset = 0340h) [reset = 0000h]

PHASE0 is described in 表 7-113.

Return to the Register Summary Table.

Phase for NCO0 Accumulator.



表 7-113. PHASE0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	PHASE0	R/W	0h	Phase is added late so this register can be written during operation
				to change the phase without needing to reset the NCO.
				This value is left justified into a 32-bit field and then added to the
				phase accumulator. The phase (in radians) is PHASE0* 2 ⁻¹⁶ * 2π.
				This register can be interpreted as signed or unsigned.
				Note: Changes to this register do not take effect until the next sync
				event specified by NCO_SYNC_SRC.
				Note: This register should only be changed when DP_EN=0 or
				updates to the NCOs are scheduled to occur away from the change.
				(See NCO_SYNC.)
				Note: This register has no effect when FR_EN=1.

7.5.3.77 PHASE1 Register (Offset = 0342h) [reset = 0000h]

PHASE1 is described in 表 7-114.

Return to the Register Summary Table.

Phase for NCO1 Accumulator.

表 7-114. PHASE1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	PHASE1	R/W	0h	Phase is added late so this register can be written during operation
				to change the phase without needing to reset the NCO.
				This value is left justified into a 32-bit field and then added to the
				phase accumulator. The phase (in radians) is PHASE1 * 2 ⁻¹⁶ * 2π.
				This register can be interpreted as signed or unsigned.
				Note: Changes to this register do not take effect until the next sync
				event specified by NCO_SYNC_SRC.
				Note: This register should only be changed when DP_EN=0 or
				updates to the NCOs are scheduled to occur away from the change.
				(See NCO_SYNC.)
				Note: This register has no effect when FR_EN=1.

7.5.3.78 PHASE2 Register (Offset = 0344h) [reset = 0000h]

PHASE2 is described in 表 7-115.

Return to the Register Summary Table.

Phase for NCO2 Accumulator.

表 7-115. PHASE2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	PHASE2	R/W	Oh	Phase is added late so this register can be written during operation to change the phase without needing to reset the NCO. This value is left justified into a 32-bit field and then added to the phase accumulator. The phase (in radians) is PHASE2 * 2-16 * 2π. This register can be interpreted as signed or unsigned. Note: Changes to this register do not take effect until the next sync event specified by NCO_SYNC_SRC. Note: This register should only be changed when DP_EN=0 or updates to the NCOs are scheduled to occur away from the change. (See NCO_SYNC.) Note: This register has no effect when FR EN=1.

7.5.3.79 PHASE3 Register (Offset = 0346h) [reset = 0000h]

PHASE3 is described in 表 7-116.

Return to the Register Summary Table.

Phase for NCO3 Accumulator.

表 7-116. PHASE3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	PHASE3	R/W	0h	Phase is added late so this register can be written during operation
				to change the phase without needing to reset the NCO.
				This value is left justified into a 32-bit field and then added to the
				phase accumulator. The phase (in radians) is PHASE3 * 2 ⁻¹⁶ * 2π.
				This register can be interpreted as signed or unsigned.
				Note: Changes to this register do not take effect until the next sync
				event specified by NCO_SYNC_SRC.
				Note: This register should only be changed when DP_EN=0 or
				updates to the NCOs are scheduled to occur away from the change.
				(See NCO_SYNC.)
				Note: This register has no effect when FR_EN=1.

AMP_R[3:0] Register (Offset = 0378h) [reset = NA]

AMPR[3:0] is described in 表 7-117. AMP_R[0] starts at addess offset 0x0378, AMP_R[1] at address offset 0x37A, AMP_R[2] at address offset 0x37C and AMP_R[3] at address offset 0x37E

Return to the Register Summary Table.

表 7-117. AMP_R[3:0] Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	AMP_R[n]	R	NA	This provides a readback of the amplitude setting that is currently in use by the DDS channel n. Format is 16-bit signed. This register is only applicable when DDS_EN=1. When DDS_EN=0, the return value is undefined. The value is sampled as each byte is read, so it may return incoherent data if the amplitude changes during readback.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



7.5.3.80 FREQ_R0 Register (Offset = 0380h) [reset = NA, read-only]

FREQ_R0 is described in 表 7-118.

Return to the Register Summary Table.

Readback for Frequency for NCO0

表 7-118. FREQ_R0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
63-0	FREQ_R0	R	NA	This provides a readback of the FREQ setting that is currently in used by the system for NCO0. The value is sampled as each byte is read, so it may return incoherent data if the operating value changes during readback.

7.5.3.81 FREQ_R1 Register (Offset = 0388h) [reset = NA, read-only]

FREQ R1 is described in 表 7-119.

Return to the Register Summary Table.

Readback for Frequency for NCO1

表 7-119. FREQ_R1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
63-0	FREQ_R1	R		This provides a readback of the FREQ setting that is currently in used by the system for NCO1. The value is sampled as each byte is read, so it may return incoherent data if the operating value changes during readback.

7.5.3.82 FREQ_R2 Register (Offset = 0390h) [reset = NA, read-only]

FREQ R2 is described in 表 7-120.

Return to the Register Summary Table.

Readback for Frequency for NCO2

表 7-120. FREQ R2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
63-0	FREQ_R2	R		This provides a readback of the FREQ setting that is currently in used by the system for NCO2. The value is sampled as each byte is read, so it may return incoherent data if the operating value changes during readback.

7.5.3.83 FREQ_R3 Register (Offset = 0398h) [reset = NA, read-only]

FREQ_R3 is described in 表 7-121.

Return to the Register Summary Table.

Readback for Frequency for NCO3

表 7-121. FREQ R3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
63-0	FREQ_R3	R	NA	This provides a readback of the FREQ setting that is currently in used by the system for NCO3. The value is sampled as each byte is read, so it may return incoherent data if the operating value changes during readback.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



7.5.3.84 PHASE_R0 Register (Offset = 03A0h) [reset = NA, read-only]

PHASE_R0 is described in 表 7-122.

Return to the Register Summary Table.

Readback for Phase Word for NCO0

表 7-122. PHASE_R0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	PHASE_R0	R/W		This provides a readback of the PHASE setting that is currently in used by the system for NCO0. The value is sampled as each byte is read, so it may return incoherent data if the operating value changes during readback.

7.5.3.85 PHASE_R1 Register (Offset = 03A2h) [reset = NA, read-only]

PHASE R1 is described in 表 7-123.

Return to the Register Summary Table.

Readback for Phase Word for NCO1

表 7-123. PHASE_R1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	PHASE_R1	R/W		This provides a readback of the PHASE setting that is currently in used by the system for NCO1. The value is sampled as each byte is read, so it may return incoherent data if the operating value changes during readback.

7.5.3.86 PHASE_R2 Register (Offset = 03A4h) [reset = NA, read-only]

PHASE R2 is described in 表 7-124.

Return to the Register Summary Table.

Readback for Phase Word for NCO2

表 7-124. PHASE R2 Register Field Descriptions

- 6					· · · · · · · · · · · · · · · · · · ·
	Bit	Field	Туре	Reset	Description
	15-0	PHASE_R2	R/W	NA	This provides a readback of the PHASE setting that is currently in used by the system for NCO2. The value is sampled as each byte is read, so it may return incoherent data if the operating value changes during readback.

7.5.3.87 PHASE_R3 Register (Offset = 03A6h) [reset = NA, read-only]

PHASE_R3 is described in 表 7-125.

Return to the Register Summary Table.

Readback for Phase Word for NCO3

表 7-125. PHASE_R3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	PHASE_R3	R/W	NA	This provides a readback of the PHASE setting that is currently in used by the system for NCO3. The value is sampled as each byte is read, so it may return incoherent data if the operating value changes during readback.



7.5.3.88 FR_FRS_R Register (Offset = 03E0h) [reset = NA, read-only]

FR_FRS_R is shown in 図 7-135 and described in 表 7-126.

Return to the Register Summary Table.

Readback for FR Syncrhonization

図 7-135. FR_FRS_R Register

			_				
7	6	5	4	3	2	1	0
FR_FRS_R				RESERVED			
R				R			

表 7-126. FR_FRS_R Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	FR_FRS_R	R	1	This provides readback for the value of FRS in the last transaction. Note: This value is not synchronized and should only be read while the FR interface is static.
6-0	RESERVED	R	NA	

7.5.3.89 FR_NCO_AR_R Register (Offset = 03E1h) [reset = NA, read-only]

FR_NCO_AR_R is shown in 図 7-136 and described in 表 7-127.

Return to the Register Summary Table.

Readback for FR NCO Accumulator Reset

図 7-136. FR NCO AR R Register

				_,				
7	6	5	4	3	2	1	0	
	RESE	RVED		FR_NCO_AR_R				
		R			R			

表 7-127. FR_NCO_AR_R Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	NA	
3-0	FR_NCO_AR_R	R		This provides readback for the last value that was written to FR_NCO_AR. Note: This value is not synchronized and should only be read while the FR interface is static.

7.5.3.90 TS_TEMP Register (Offset = 0400h) [reset = NA, read-only]

TS_TEMP is shown in 図 7-137 and described in 表 7-128.

Return to the Register Summary Table.

Temperature Reading in Celsius

図 7-137. TS_TEMP Register




表 7-128. TS_TEMP Register Field Descriptions

Z 1 1201 TO_12III Regional Flora 2000 input in								
Bit	Field	Туре	Reset	Description				
7-0	TS_TEMP	R	NA	Returns the temperature sensor reading. This returns an unsigned value from 0 to 255. Subtract 80 from this value to get degrees Celsius. For example, a value of 110 indicates 30C. See Temperature Sensor. Note: Reads of this register require slower SPI timing. See Switching Characteristics. Note: This register will not return valid data unless TS_SLEEP=0.				

7.5.3.91 TS_SLEEP Register (Offset = 0401h) [reset = 00h]

TS_SLEEP is shown in 図 7-138 and described in 表 7-129.

Return to the Register Summary Table.

Temperature Sensor Sleep

図 7-138. TS_SLEEP Register




表 7-129. TS_SLEEP Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R/W	00h	
0	TS_SLEEP	R/W	0b	If temperature conversions are not needed, set this bit to sleep the temperature sensor.

7.5.3.92 SYNC_STATUS Register (Offset = 0410h) [reset = NA]

SYNC_STATUS is shown in 図 7-139 and described in 表 7-130.

Return to the Register Summary Table.

Synchronization Status

図 7-139. SYNC_STATUS Register



表 7-130. SYNC_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R/W	NA	
3	CLK_REALIGNED	R/W1C	NA	This bit is set any time the clock dividers associated with SYSREF (excluding LMFC/LEMC) are realigned to SYSREF. This bit is useful to confirm the internally sampled SYSREF signal has a correct and stable period in DDS mode (or for debug purposes in JESD204C mode). Write a 1 to clear this bit.



表 7-130. SYNC_STATUS Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
2	CLK_ALIGNED	R	NA	When set, indicates that the last SYSREF pulse was consistent with the SYSREF-associated clock dividers (except for the LMFC/LEMC). Since the LMFC/LEMC does not affect this bit, it is appropriate to use in DDS mode, but can also be used when the JESD204C interface is enabled. This bit is read-only (cannot be cleared via SPI).
1	NCO_SYNC_DET	R/W1C	NA	This bit is set any time one or more NCOs receives a sync event. Write a 1 to clear this bit.
0	SYSREF_DET	R/W1C	NA	This bit is set when a SYSREF is detected. Write a 1 to clear the bit and allow it to be re-detected.

7.5.3.93 SYS_ALM Register (Offset = 0430h) [reset = NA, read/write 1 to clear]

SYS_ALM is shown in 図 7-140 and described in 表 7-131.

Return to the Register Summary Table.

System Alarm Status

図 7-140. SYS_ALM Register

7	6	5	4	3	2	1	0
JESD_LINK_D OWN_ALM	JTIMER_EXPIR ED_ALM	JESD_CRC_AL M		RESERVED		SYSRST_ALM	SYSREF_ALM
R/W1C	R/W1C	R/W1C		R		R/W1C	R/W1C

表 7-131. SYS ALM Register Field Descriptions

Bit	Field	Туре	Reset	Description
DIL	rieiu	туре	Reset	Description
7	JESD_LINK_DOWN_ALM	R/W1C		This bit is set any time LINK_UP transitions from 1 to 0 while JESD_EN=1. Write 1 to clear the alarm.
6	JTIMER_EXPIRED_ALM	R/W1C		This bit is set if the JESD link has been down (LINK_UP=0 while JESD_EN=1) longer than allowed by JTIMER. Write 1 to clear the alarm.
5	JESD_CRC_ALM	R/W1C		This bit is set any time CRC_FAULT is detected on an enabled lane. Applies only to 64b/66b modes. Write 1 to clear the alarm.
4-2	RESERVED	R		
1	SYSRST_ALM	R/W1C		This bit is set any time the chip is reset due to the RESET ball, power on reset, or SOFT_RESET. Write 1 to clear the alarm.
0	SYSREF_ALM	R/W1C		This bit is set any time a SYSREF edge is detected at an incorrect alignment by either the clock dividers or by the JESD Subsystem (when JESD_EN=1). Write 1 to clear the alarm.

7.5.3.94 ALM_MASK Register (Offset = 0431h) [reset = 00h]

ALM MASK is shown in 図 7-141 and described in 表 7-132.

Return to the Register Summary Table.

Alarm Mask

図 7-141. ALM_MASK Register

7	6	5	4	3	2	1	0
JESD_LINK_D OWN_MASK	JTIMER_EXPIR ED_MASK	JESD_CRC_M ASK		RESE	RVED		SYSREF_ALM_ MASK
R/W-0b	R/W-0b	R/W-0b		R/W	/-0h		R/W-0b



表 7-132. ALM_MASK Register Field Descriptions

<u> </u>								
Bit	Field	Туре	Reset	Description				
7	JESD_LINK_DOWN_MAS	R/W	0h	When set, alarms from the JESD_LINK_DOWN_ALM register are masked and will not impact the alarm output.				
6	JTIMER_EXPIRED_MAS	R/W	0b	When set, alarms from the JTIMER_EXPIRED_ALM register are masked and will not impact the alarm output.				
5	JESD_CRC_MASK	R/W	0b	When set, alarms from the JESD_CRC_ALM register are masked and will not impact the alarm output.				
4-1	RESERVED	R/W	0h					
0	SYSREF_ALM_MASK	R/W	0b	When set, alarms from the SYSREF_ALM register are masked and will not impact the alarm output.				

7.5.3.95 MUTE_MASK Register (Offset = 0432h) [reset = 21h]

MUTE_MASK is shown in 図 7-142 and described in 表 7-133.

Return to the Register Summary Table.

DAC Mute Mask

図 7-142. MUTE_MASK Register

7	6	5	4	3	2	1	0
RESE	RVED	JESD_CRC_M UTE_MASK		RESE	RVED		SYSREF_MUT E_MASK
R/W	/- 00b	R/W-1b		R/W	/-0h		R/W-1b

表 7-133. MUTE_MASK Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	00b	
5	JESD_CRC_MUTE_MAS	R/W	1b	JESD CRC alarms will mute the DACs according to JESD_CRC_REC unless this bit is set.
4-1	RESERVED	R/W	0h	
0	SYSREF_MUTE_MASK	R/W	1b	Alarms from the SYSREF_ALM register will mute the DACs unless this bit is set.

7.5.3.96 MUTE_REC Register (Offset = 0433h) [reset = A0h]

MUTE_REC is shown in \boxtimes 7-143 and described in 7 7-134.

Return to the Register Summary Table.

DAC Mute Recovery

図 7-143. MUTE_REC Register

7	6	5	4	3	2	1	0
JESD_LINK_D OWN_REC	RESERVED	JESD_CRC_RE C			RESERVED		
R/W-1b	R/W-0b	R/W-1b			R/W-00h		

表 7-134. MUTE_REC Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	JESD_LINK_DOWN_REC	R/W		DAC will remain muted until the JESD_LINK_DOWN_ALM = 0. DAC will unmute automatically when the JESD link recovers.
6	RESERVED	R/W	0b	

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信



表 7-134. MUTE_REC Register Field Descriptions (続き)

_					
	Bit	Field	Туре	Reset	Description
	5	JESD_CRC_MUTE_MAS	R/W	1b	This bit is only used if JESD_CRC_MUTE_MASK = 0.
		K			0: DAC will remain muted until the JESD_CRC_ALM=0
					1: DAC will unmute automatically when CRC_FAULT=0.
Ī	4-0	RESERVED	R/W	0h	

7.5.3.97 FUSE_STATUS Register (Offset = 0600h) [reset = NA]

FUSE_STATUS is shown in 図 7-142 and described in 表 7-133.

Return to the Register Summary Table.

Fuse Status

図 7-144. FUSE_STATUS Register




表 7-135. FUSE_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	RESERVED	R	NA	
0	FUSE_DONE	R	NA	Returns '1' when the fuse controller is idle, meaning the controller has completed the fuse auto-load sequence. The sequence takes less than 523,000 CLK cycles to complete, or FUSE_DONE can be polled until it is '1'. When FUSE_DONE is '0' the user should not read or write any fuse-backed registers.

7.5.3.98 FINE_CUR_A Register (Offset = 0723h) [reset = varies]

FINE_CUR_A is shown in 図 7-145 and described in 表 7-136.

Return to the Register Summary Table.

Fine Bias Current Control for DACA

図 7-145. FINE CUR A Register

7	6	5	4	3	2	1	0
RESERVED				FINE_0	CUR_A		
R-00b				R/W-	varies		

表 7-136. FINE_CUR_A Register Field Descriptions

	Bit	Field	Туре	Reset	Description
Г	7-6	RESERVED	R	00b	
	5-0	FINE_CUR_A	R/W		Fine current control setting for DAC A. See セクション 7.3.2.2. The default values varies to match output current specification.

7.5.3.99 COARSE_CUR_A Register (Offset = 0724h) [reset = 0Fh]

COARSE_CUR_A is shown in 図 7-146 and described in 表 7-137.

Copyright © 2024 Texas Instruments Incorporated



Return to the Register Summary Table.

Coarse Bias Current Control for DACA

図 7-146. COARSE_CUR_A Register

7	6	5	4	3	2	1	0	
	DAC0_CBI	AS_SLEEP		COARSE_CUR_A				
	R/W	/-0h			R/W	-0xF		

表 7-137. COARSE_CUR_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	DAC0_CBIAS_SLEEP	R/W		DAC coarse current setting during sleep. See discussion for DC coupled outputs in セクション 8.1.6
3-0	COARSE_CUR_A	R/W	0xF	Coarse current control setting for DAC A. See セクション 7.3.2.2.

7.5.3.100 FINE_CUR_B Register (Offset = 0725h) [reset = varies]

FINE_CUR_B is shown in 図 7-147 and described in 表 7-138.

Return to the Register Summary Table.

Fine Bias Current Control for DAC B

図 7-147. FINE_CUR_B Register

7	6	5	4	3	2	1	0
RESE	RVED			FINE_	CUR_B		
R-0	00b	R/W-varies					

表 7-138. FINE_CUR_B Register Field Descriptions

	= *			<u> </u>
Bit	Field	Туре	Reset	Description
7-6	RESERVED	R	00b	
5-0	FINE_CUR_B	R/W	varies	Fine current control setting for DAC B. See セクション 7.3.2.2. The default values varies to match output current specification.

7.5.3.101 COARSE_CUR_B Register (Offset = 0726h) [reset = 0Fh]

COARSE_CUR_B is shown in 図 7-148 and described in 表 7-139.

Return to the Register Summary Table.

Coarse Bias Current Control for DACB

図 7-148. COARSE_CUR_B Register

	7	6	5	4	3	2	1	0	
		DAC1_CBI	AS_SLEEP		COARSE_CUR_B				
	R/W-0h					R/W-	0xF		
- 1								I	

表 7-139. COARSE CUR B Register Field Descriptions

Bit	Field	Туре	Reset Description	
7-4	DAC1_CBIAS_SLEEP	R/W	0h	DAC coarse current setting during sleep. See discussion for DC coupled outputs in セクション 8.1.6
3-0	COARSE_CUR_B	R/W	0xF	Coarse current control setting for DAC B. See セクション 7.3.2.2.



7.5.3.102 DEM_ADJ Register (Offset = 0727h) [reset = 11h]

DEM_ADJ is shown in 図 7-148 and described in 表 7-139.

Return to the Register Summary Table

DEM Adjust

表 7-140. Single Edge DEM Adjust




表 7-141. DEM_ADJ Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	DEM_ADJ1	R/W	0x1	Adjust DEM behavior for single-edge data-independent DEM for DAC1. This register has no effect unless DAC1 is configured for single-edge data-independent DEM. Only 0 to 3 are valid settings, 4 through 15 are reserved.
3-0	DEM_ADJ0	R/W	0x1	Adjust DEM behavior for single-edge data-independent DEM for DAC0. This register has no effect unless DAC0 is configured for single-edge data-independent DEM. Only 0 to 3 are valid settings, 4 through 15 are reserved.

7.5.3.103 DEM_DITH Register (Offset = 0729h) [reset = 00h]

DEM_DITH is shown in 図 7-149 and described in 表 7-142.

Return to the Register Summary Table.

DAC DEM and Dither Control

図 7-149. DEM_DITH Register




表 7-142. DEM_DITH Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	DEM_DACB	R/W	00b	0 : Enable single-edge, data-independent DEM for DACB 1 : Enable dual-edge, data-independent DEM for DACB 2 : Enable data-dependent DEM for DACB 3 : DEM disabled for DACB
5-4	DEM_DACA	R/W	00b	0 : Enable single-edge, data-independent DEM for DACA 1 : Enable dual-edge, data-independent DEM for DACA 2 : Enable data-dependent DEM for DACA 3 : DEM disabled for DACA
3-2	DITHER_DACB	R/W	00b	0 : Enable single-edge dithering for DACB 1 : Enable dual-edge dithering for DACB 2 : RESERVED 3 : Dithering disabled for DACB

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

表 7-142. DEM_DITH Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
1-0	DITHER_DACA	R/W	00b	0 : Enable single-edge dithering for DACA
				1 : Enable dual-edge dithering for DACA
				2 : RESERVED
				3 : Dithering disabled for DACA

7.5.3.104 DAC_OFS[0:1] Register (Offset = 072Ah) [reset = 00h]

DAC_OFS[0:1] is described in 表 7-143.

Return to the Register Summary Table.

DAC Offset Control. DAC_OFS[0] is at the lowest address.

表 7-143. DAC OFS[0:1] Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-13	Reserved	R/W	000b	
12-0	DAC_OFS[n]	R/W	00b	Offset adjustment for DACn (n = 0 or 1). The value in this register is added to the DACn output. This is a 2's complement, 13-bit signed value. The LSB weight is one DAC LSB. The value programmed into this register passes through a saturation function to limit the adjustment to what is possible. If dithering is enabled on DACn (see DEM_DITH), DAC_OFS[n] is saturated to the range +/- 128. If dithering is disabled on DACn, the saturation range is +/-3968. See セクション 7.3.4. Note: This value should only be changed when DP_EN=0 or DAC_OFS_CHG_BLK=1.



8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

8.1.1 Startup Procedure for DUC/Bypass Mode

The list below is the startup procedure for the device:

- 1. Power up the device with ball RESET asserted using the procedure in セクション 8.3.1.
- 2. Apply CLK and then de-assert RESET.
- 3. Wait for fuse values to be loaded (register FUSE_DONE returns 1).
- 4. Set up all the operational parameters (registers can be programmed in any order):
 - a. Program interpolation factor in the DUC L register.
 - b. Determine the total interpolation factor (LT), which is needed in the next steps. LT = DUC L.
 - c. Determine many sample streams are needed and program the JESD M register.
 - d. Select a JESD204C mode from 表 7-22. Make sure the selected mode supports the value of LT computed previously and the desired link layer encoding. Also make sure the mode supports the number of desired streams set in the JESD M register. Program the mode number into the JMODE register.
 - e. Program the JENC register to select 8b/10b or 64b/66b operation.
 - f. Compute the value of R using 表 7-22 and the LT value computed earlier.
 - g. Using 表 7-17 (8b/10b) or 表 7-18 (64b/66b), identify a row that matches the R value and DAC clock frequency. Program REFDIV, MPY, RATE and VRANGE according to the tables.
 - h. If necessary, program LANE_SELn to bind the physical lanes 6 and 14 to logical lanes 0 and 1. Program LANE INV if necessary to account for any lane inversion (differential pairs swapped on PCB).
 - i. Program other common settings according to your desired usage (SUBCLASS, SFORMAT, SCR in JCTRL).
 - j. If using 8b/10b encoding, program the KM1 register to set the K parameter. KM1 must match the link partner. Be sure to honor the constraint imposed by the KR parameter from 表 7-22.
 - k. If subclass 1 operation is desired (SUBCLASS=1), you must also program RBD. Determine the appropriate value for RBD by referring to: Programming RBD.
 - I. Optional Serdes parameters can also be programmed if necessary (that is, JPHY_CNTL, EQ_CNTL, EQZERO, LANE_EQn).
 - m. Program any DAC or DUC related registers, for example the DAC_SRC register to route data to your desired DACs and configure MXMODE to set the DAC output mode.
- 5. Program the transmitter (link partner, that is, FPGA or ASIC), and instruct the transmitter to begin transmission.
- 6. Program JESD EN=1 to start up the receiver.
- 7. Program DP_EN=1 to enable the datapath. This is required to allow data to flow to the DAC. If only JESD204C diagnostics are performed, you can leave DP_EN at 0.
- 8. Wait for the VDDDIG supply voltage to re-stablize as the supply current transient can result in a dip in the supply voltage. 80 microseconds is be sufficient, but this can be optimized based on actual measurements.
- 9. If SUBCLASS=1, SYSREF is necessary to establish the LMFC/LEMC phase in the receiver. Follow this procedure:
 - a. Using two separate transactions, program SYSREF_RECV_SLEEP=0 and then SYSREF_PROC_EN=1 (both in register SYSREF_CNTL).
 - b. Program SYSREF_SEL to a known good value (see SYSREF Windowing for details on how to calculate SYSREF_SEL using the SYSREF windowing function).
 - c. Program SYSREF_ALIGN_EN=1.

- d. Apply at least five SYSREF pulses to the SYSREF input. The period of each SYSREF cycle must meet the requirements in $\frac{1}{8}$ 7-3.
- 10. Read the JESD_STATUS register to confirm operation of the link (LINK_UP field in JESD_STATUS = 1). If the LINK_UP field returns 0, verify these items:
 - a. If the PLL_LOCKED field in JESD_STATUS returns 0, verify the correct PLL settings (REFDIV, MPY, RATE and VRANGE). Verify the CLK frequency is correct.
 - b. If SUBCLASS = 1, and the ALIGNED field in JESD_STATUS returns 0, verify SYSREF has been applied and the SYSREF processor is enabled SYSREF_PROC_EN.
 - c. If above are not the problem, then read the LANE_STATUSn (only read registers for logical lanes 0 to L-1). Identify if some lanes cannot acquire code group or block synchronization. If so, verify the transmitter has been programmed correctly. Verify LANE_SELn is programmed correctly. Consider performing PHY tests to verify/optimize PHY operation (PRBS testing using JTEST, eye-scan testing, or equalizer optimization).
- 11. If coherency between multiple NCOs is required, the NCOs must be re-synchronized using one of the methods described in section NCO Synchronization for multi-device/deterministic synchronization, or using SPI SYNC with NCO SYNC SRC if only internal NCO phase is required.
- 12. To configure the part for a different mode, set DP_EN=0 and JESD_EN=0. Then return to step 4.

8.1.2 Startup Procedure for DDS Mode

The DUC channels can operate in DDS mode by setting the DDS_EN register before setting DP_EN.

To use DDS mode, perform these steps:

- 1. Program DDS_EN=1 (the DDS isn't enabled until DP_EN is set)
- 2. Program JESD_M to 2, 4, 6, or 8 to enable 1, 2, 3, or 4 DDS channels respectively
- 3. Program initial values for AMP, FREQ, and PHASE
- 4. There is no need to program NCO_EN (it's implied by DDS_EN=1)
- 5. Program DUC_FORMAT=1 if complex output is desired. If DUC_FORMAT=1, JESD_M must be set to 2 or 4 (1 or 2 channels).
- 6. Program DAC_SRC to bind DUC (DDS) channels to DACs
- 7. Leave JESD EN=0
- 8. Program DP EN=1
- 9. Wait for the VDDDIG supply voltage to re-stablize as the supply current transient can result in a dip in the supply voltage. 80 microseconds is be sufficent, but this can be optimized based on actual measurements.
- 10. If coherency between multiple NCO's is required, the NCO's must be re-synchronized using one of the methods described in section NCO Synchronization for multi-device/deterministic synchronization, or using SPI_SYNC with NCO_SYNC_SRC if only internal NCO phase is required.
- 11. The DUC channels now run in DDS mode and begin outputting tones. Use AMP, FREQ, and PHASE to update the waveform parameters. You must re-synchronize the NCOs to apply new values to the NCOs. Use AMP R, FREQ R, and PHASE R to inspect the values that are currently in effect.
- 12. Other NCO settings also apply to DDS mode such as NCO_AR, and NCO_CONT. The NCOs can be synchronized in the same fashion as DUC mode.

8.1.3 Understanding Dual Edge Sampling Modes

Dual edge sampling modes (DES2XL/H) outputs unique samples on both the rising and falling edge of CLK, doubling the sample rate for the same clock frequency compared to NRZ, RTZ or RF modes. DES2XL/H modes generate the falling edge samples by digital interpolation. The 2x DES interpolator has an 80% passband bandwidth, 55dB stopband attenuation and can be configured as low pass or high pass (The response is shown in \boxtimes 8-1). The DES interpolator is lowpass in DES2XL mode, passing the signal below 0.4^*F_{CLK} and removing the image above 0.6^*F_{CLK} . IN DES2XH mode signals above 0.6^*F_{CLK} are passed and the image below 0.4^*F_{CLK} is removed. In the transition band between 0.4^*F_{CLK} and 0.6^*F_{CLK} , the passband is attenuated by up to 6dB and the image attenuation is significantly reduce.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

139




図 8-1. DES Interpolator Frequency Response

A non-50% CLK duty cycle results in an image of the signal at F_{CLK} - F_{OUT} . The amplitude of the image in DES2XL/H modes compared to NRZ/RF modes is shown in \boxtimes 8-2. DES2XL provides 30+dB suppression over NRZ mode and DES2XH 20 to 30 B suppression over RF mode. This reduces the analog filtering required after the DAC to remove the unwanted images.

図 8-2. DES2XL/H Image compare to NRZ and RF Modes

The input clock frequency and input data rate is the same for NRZ, RF, RTZ, DES2XL and DES2XH modes - only the output waveform generated by the DAC is changed (See セクション 7.3.1). Changing between modes only requires a different setting of the MXMODE register.

☑ 8-3 shows a comparison of DES2XL and NRZ mode for a fullscale tone at 3497MHz with 10GSPS clock frequency. In addition to the reduction of the image at F_{CLK} - F_{OUT} = 6743MHz, DES2XL mode can also suppress harmonics that in NRZ mode fold back below $F_{CLK}/2$. In the plot, HD2 has an image at 3006MHz that is -65dBc in NRZ mode and -80dBc in DES2XL mode. Likewise, the HD3 image at 491MHz improves from -70dBc in NRZ mode to better than -90dBc in DES2XL mode. SFDR between 0 and $F_{CLK}/2$ is limited by HD2 and therefore improves from 65 to 80dBc. Note that the non-linearity specifications for DES2XL mode in セクション 6 are measured between 0 to $F_{CLK}/2$ (as is NRZ mode), and for DES2XH mode between $F_{CLK}/2$ and $F_{CLK}/2$




図 8-3. Output Spectra Comparing DES2XL and NRZ Modes

RF and DES2XH mode behave similarly. 🗵 8-4 shows a tone at 7997MHz with 10GHz clock in RF and DES2XH modes. HD2 and HD3 have folded frequencies around 6GHz in NRZ mode, these are suppressed > 10dB in DES2XH mode.

資料に関するフィードバック(ご意見やお問い合わせ)を送信 Copyright © 2024 Texas Instruments Incorporated




図 8-4. Output Spectra Comparing DES2XH and RF Modes

One additional benefit of DES2XL compared to NRZ mode is an improvement in additive phase noise of approximately 6dB in the 1/f region of the offset frequency (see \boxtimes 8-5). This is due to DES2XL using both the rising and falling edges of the clock, which cancels some common mode noise in the clock path. Since RF mode also uses the falling edge to generate the inverse sample, there is no significant difference between RF mode and DES2XH mode.




図 8-5. Phase Noise vs Offset Frequency at 1GHz

There are 3 small disadvantages of DES2XL and DES2XH modes to be aware of:

- the attenuation of the signal in the transition band of the DES interpolation filter between 0.4*F_{CLK} and 0.6*F_{CLK}
- 2. An increased latency of 97 clock cycles, or 9.7ns with a 10GHz clock, due to the DES interpolation filter
- 3. An increase in power of 250mW with a 10GHz clock, due to the DES interpolation filter

8.1.4 Eye Scan Procedure

The PHY layer contains features for generating eye diagrams. A variety of different modes are supported (see ES register for list of modes). The following sections describe how to generate eye-scan data from the part and some approaches for building an eye-diagram.

1. Configure the part for JESD204C operation by following the steps in the Startup Procedure for DUC Mode. Return here after setting JESD_EN=1. Eye-scan can be run with JESD204C bitstreams, but can also work with general PRBS input stimulus. Eye-scan is run on all enabled physical lanes simultaneously.



- 2. Program ES to the desired eye-scan mode.
- 3. If ES is less than 8, you must program ESVO to the desired voltage offset. For other modes, the eye-scan logic automatically adjusts the voltage offset of the eye-scan sampler.
- 4. Program ESPO to the desired phase offset.
- 5. Program ES BIT SELECT to a value from 0 to 19. Eye-scan analyzes every 20th received bit (decimateby-20). ES BIT SELECT adjusts this decimation phase. For random stimulus, this does not impact the results. If the input has repeating patterns, this can affect the results.
- 6. Program ESLEN to the desired number of samples. Higher settings give more consistent results.
- 7. Set ECOUNT CLR = 1 then set ECOUNT CLR to clear the error counter. This step is recommended, but can be skipped if desired (e.g. to add up counts from multiple eye scan runs). This can also be skipped if ECOUNT won't be used (for modes with ES of 8 or greater)
- 8. Program ESRUN = 1 to start the scan.
- 9. Poll ESDONE until ESDONE returns 1 for each of the lanes you want to run eye-scan on.
- 10. If the selected eye-scan mode modified the eye-scan voltage offset (inner/outer/average modes), read ESVO S to get the inner/outer/average eye boundary. For other eye-scan modes, read ECOUNT to return the number of mismatches (or matches) recorded.
- 11. Program ESRUN = 0.
- 12. Return to step 2 to run another eye-scan data collection process. The receiver can remain enabled during multiple iterations of steps 2-12.

There are two basic approaches to build an eye diagram using the eye-scan feature.

- 1. 1. Fast approach using ESVO S:
 - a. Repeat the procedure above for each valid value of ESPO. For each value of ESPO, run an inner-eye analysis of zeros and ones. This locates the maximum zero (ESVO_{max0}) and minimum one (ESVO_{min1}) for each value of ESPO.
 - b. All the cells of the eye between ESVO_{max0} and ESVO_{min1} (inclusive) can be colored black, and all other cells colored white.
 - Additional detail can be added to the eye-diagram by including outer and/or average analysis (see ES). For example, the ESVO S values produced from average analysis can be colored red, while all other values between and including the inner and outer values colored white.
- 2. Detailed approach using ECOUNT:
 - a. select an eye-scan mode that counts mismatches. Repeat the procedure outlined above for each valid value of ESVO and ESPO.
 - b. After each run, record the value of ECOUNT (resetting ECOUNT before each run).
 - c. Each eye-scan run corresponds to one cell of the eye-diagram. ESPO is the x-coordinate of the cell. ESVO is the y-coordinate of the cell. The intensity of the cell is proportional to ECOUNT/Nsamples, where Nsamples is the number of analyzed samples per run (determined by ESLEN).
 - d. This approach takes much more time to run, but can provide a more granular eye-diagram.

8.1.5 Pre/Post Cursor Analysis Procedure

Pre/Post Cursor Analysis can be used to determine an optimum setting for pre-emphasis in the transmitter.

- 1. Program JESD EN = 0 if necessary. Program EQMODE = 1. Program JESD EN = 1 and allow sufficient time for the equalizer to adapt and settle. You can read EQLEVEL S multiple times to verify the value is stable or toggling between adjacent values.
- 2. Set EQHOLD = 1 to lock the equalizer (disable adaptation). This also causes EQOVER and EQUNDER fields to become low.
- 3. Wait at least 48UI, and proportionally longer if the CDR activity is less than 100% so the 1 on EQHOLD is sampled and acted upon. The SPI is slow enough that no explicit delay is be necessary.
- 4. Set EQMODE to 2 or 3 to select pre or post cursor analysis respectively. With a separate SPI transaction, set EQHOLD = 0. The equalization characteristics of the received signal are analyzed (the equalizer response continues to be locked).
- 5. Wait at least 150,000UI to allow time for the analysis to occur, proportionately longer if the CDR activity is less than 100%
- 6. Examine EQOVER and EQUNDER for results of analysis:

Copyright © 2024 Texas Instruments Incorporated

- a. EQOVER high indicates the signal is over equalized;
- b. EQUNDER high indicates the signal is under equalized;
- 7. Set EQHOLD = 1
- 8. Adjust the transmitter pre-emphasis and repeat steps 3 thru 7 if required.
- 9. Set EQMODE = 1, and with a separate SPI transaction, set EQHOLD = 0 to exit analysis mode and return to normal adaptive equalization.

8.1.6 Sleep and Disable Modes

There are several methods to power down or temporarily disable the DAC outputs. To prevent asymmetric aging of the device circuits, in some options a low level output from the DACs is maintained. 表 8-1 lists the options for sleep or disabling the DAC outputs.

The most power is saved in full power down, which is enable by setting the MODE register to 0x3. In this mode a low level output signal is maintained to prevent asymmetric aging. Returning to full operation from full power down takes 100's of microseconds.

One or both DAC outputs can be disabled by setting the corresponding MXMODE register to 0x6. This saves some power and the DAC outputs a low level signal to prevent asymmetric aging. If only one channel is disabled, low level spurs from the disabled channel can feed into the active channel, creating spurs around -80 dBFS.

The TX ENABLE function, either through the TXEN0/1 balls or TX_EN registers, provides a method to quickly disable the DAC output by forcing the digital code to 0 (midscale) (see \$\frac{1}{2} \frac{1}{2} \frac{1

Low level long term Power Option MXMODE TX EN QUIET TX DISABLE DEM **DITHER** output degradation Savings Device Full Power Down Most no yes (MODE = 0b11)DAC disable 6 1 Some yes no TX Enable 0 0 Least any yes no TX Enable 0 Least 0 - 51 0.1 0.1 no no TX Enable 0-5 0 2, 3 3 Least yes TX Enable 6 0 1 0.1 0.1 Least nο nο TX Enable 0 3 6 1 2,3 no yes Least

表 8-1. DAC Sleep and Output Disable Options

When the DAC is in full power down, the common mode voltage at the DAC output during sleep needs to be maintained below 2V. For AC coupled outputs, the bias is usually provided by an inductor or a balun center tap to 1.8V which forces the common mode also to 1.8V. For DC coupled output, which are typically terminated through a resistor to a voltage above 1.8V (for example, 2.3V), sufficient DAC output current must be provided to reduce the common mode voltage to less than 2V. This is achieved by programming DACx_CBIAS_SLEEP (Address 0x724 bits 7:4 for DACA and Address 0x726 bits 7:4 for DACB) according to the following equation:

$$DAC_CBIAS_SLEEP = ceil \left(\frac{2 \cdot \frac{V_{BIAS} - V_{OUT}_CM_SLEEP}{R_{TERM}} - 7.36mA}{1.47mA} \right)$$
 (4)

where:



- V_{OUT_SLEEP} is the DAC output common mode in sleep (≤ 2V)
- V_{BIAS} is the external DC bias
- R_{TERM} is the external bias resistor/termination to V_{BIAS}
- ceil is the ceiling operator (integer round up)

8.2 Typical Application

8.2.1 S-Band Radar Transmitter

8.2.2 Design Requirements

S-band covers a frequency range of 2GHz to 4GHz. For this example, use a radar with signal bandwidth of 200MHz and a center frequency of 3.2GHz.

Doppler radars use the frequency shift in the returned signal to measure the velocity of object. Large reflected signals from for example ground clutter mix with the TX and RX phase noise, which can potentially swamp the return signal from a small moving object. This places a requirement on close in phase noise for the close in phase noise of the radar chirp.

Radars are also sensitive to spurious signals, and for this example, assume 90dBFS is required for the inband SFDR.

8.2.3 Detailed Design Procedure

A summary of the design parameters are listed in 表 8-2. A input sample rate of 250MSPS complex covers the 200MHz signal bandwidth, and interpolation by 32x is used to increase the TX sample rate to 8GSPS. The device's numerically controlled oscillator (NCO) is used to place the signal at the TX output at 3.2GHz. An addition 2x interpolation is applied in DES2XL mode, increasing the sample rate to 16GSPS.

The suppression of the image at 4.7 - 4.9GHz in DES2XL mode would be limited by the 2x DES interpolator to 40dB.

To optimize the low offset frequency phase noise, DEM and dither are disabled.

The JESD204C interface is configured in JMODE 5 with 4 streams (2 IQ pairs) and 1 Serdes lane per IQ pair. With 64/66 bit encoding, the Serdes baud rate is 8.25Gbps.

Parameter Value Input Clock 8GHz 16GSPS **DAC Sample Rate** Output Mode DES2XL **DEM** and Dither Settings Off TX Interpolation Factor 32x 250MSPS Complex TX Input Rate NCO frequency 3.2GHz **JMODE** 5 4 (2x IQ pairs, 1/DAC) # Streams 2 # Serdes Lanes Encoding 64/66 Serdes Baud Rate 8.25Gbps

表 8-2. Design Parameters for an S-band Transmitter

8.2.4 Detailed Clocking Subsystem Design Procedure

One of the major advantages of the DDS39RF10 および RFS10 in applications like Doppler radar, Quantum Computing and Wireless Test is the ability to directly synthesize very low phase noise signals all the way through

問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: DDS39RF10 DDS39RFS10

X-band (12GHz). To take full advantage of the exceptionally low additive phase noise of the DAC, a high-performance clock is required.

Equally important in most systems is the impact of Size, Weight, Area, Power and Cost (SWAP-C). This means each system architect must weight tradeoffs in performance vs. overall system SWAP-C based on system requirements. This section presents three clocking examples based on SWAP-C vs. performance tradeoffs.

図 8-6 shows a plot of phase noise for an 8GHz sample clock produced by an integrated PLL+VCO, integrated PLL with external high performance VCO and a fully discrete high performance analog PLL. All examples assume a reference clock is provided as an input to the synthesizer, which can range from low cost surface mount crystal oscillators all the way to expense reference subsystems. The DDS39RF10 および RFS10 additive phase noise at 8GHz is also provided for comparison, even for the analog PLL, the clock phase noise degrades the DDS39RF10 および RFS10 output phase noise for offset frequencies below 5MHz.




図 8-6. Phase Noise of DAC Clock Examples with the Device Additive Phase Noise

8.2.4.1 Example 1: SWAP-C Optimized

The best SWAP-C sub-system leverages the high levels of integration offered by modern PLL+VCO devices, such as the LMX2820. ☒ 8-7 shows a block diagram of the clocking sub-system. An external reference clock feeds the LMX2820 input, which is then used to lock the internal PLL+VCO before being fed to the output buffers. Only external passives are required to construct the loop filter and complete the sub-system system.




図 8-7. LMX2820 with Internal VCO

The LMX2820 is a flexible device and configuration can be overwhelming. For example, deciding how to decipher configure dividers, set loop filter components, and so on. A few high-level guidelines can be taken into consideration to optimize phase noise.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

145



First, always operate the LMX2820 in integer mode when possible, as opposed to fractional mode. This implies that relationship between reference clock and output clock follows the general form:

$$F_{OUT} = (F_{REF}/N_{REF}) \times N_{DIV}/N_{OUT}$$
 (5)

where N_{REF} , N_{DIV} and N_{OUT} are the reference, feedback and output dividers respectively. F_{REF} is the input reference frequency and F_{OUT} is the output frequency used as the DAC clock. If this ratio cannot be found, then fractional mode must be used at the expense of degraded overall phase noise.

Second, the best in-band phase noise is achieved when the phase detector frequency is maximized and the feedback divider is minimized. The LMX2820 has a maximum phase detector frequency of 400MHz and an optional reference doubler is available for reference inputs up to 200MHz. For the same output frequency, each doubling of phase detector frequency (while halving the feedback divider) results in 3dB of in band phase noise reduction.

For an 8GHz output, use the maximum phase detector frequency of 400MHz. Set N_{REF} = 1, N_{DIV} = 20, and N_{OUT} = 1 (divider bypass). For a slight degradation in in-band noise, the input can be set to 200MHz and the reference doubler is used.

Third, note that any noise on the reference input impacts close in phase noise before the in-band noise begins to dominate. In-band noise is a combination of PLL noise (phase detector, charge pump and dividers) and VCO noise, while wideband noise is limited by the noise floor of the output buffers. Close in noise is limited by the device flicker, which is independent of phase detector frequency and scales $20 \times LOG_{base10}$ with output frequency.

Finally, when operating the LMX2820 above 11GHz, the integrated output doubler must be used and this results in a sub-harmonic (that is, output frequency divided by 2) that possibly requires external filtering using either a high-pass or bandpass filter (depending on system requirements). Following the LMX2820 output with a narrow bandpass filter can also be used to suppress wideband noise.

The PLLatinumSim software is available from TI to design the external loop filter passive values.

8.2.4.2 Example 2: Improved Phase Noise LMX2820 with External VCO

An external VCO can significantly improve in-band and wideband noise, with best phase noise typically achieved with narrow band VCOs such as Voltage Controlled Crystal Oscillators (VCXO), Voltage Controlled Surface Acoustic Wave Oscillators (VCSO) and Dielectric Resonance Oscillators (DRO). For this design, a Synergy Microwave 8GHz DRO (SDRO800-8), is used for the wideband noise (-170dBc/Hz) and low flicker noise corner (-160dBc/Hz at 1MHz). DROs are typically available from about 5 to over 25GHz.

⊠ 8-8 shows a block diagram of the synthesizer. An external active loop filter is used to improve noise performance and extend the tuning voltage range required for the DRO (0 to 10V). The DROs output is split, with one output feeding back into the LMX2820 and the other being sent to the DAC clock distribution network.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated




図 8-8. External LMX2820 with an External VCO

In this implementation, the loop bandwidth was set to around 24kHz, where the flicker noise of the PLL intersects the open loop noise of the DRO. This offers the best overall integrated phase noise. The noise floor is improved by about 10dB from the fully integrated example since the output buffers were not used and the DRO has exceptional broadband noise of around -170dBc/Hz.

As with the integrated VCO, the loop filter components can be designed using PLLatinumSim software.

8.2.4.3 Example 3: Discrete Analog PLL for Best DAC Performance

When phase noise performance is paramount, a discrete analog PLL (APLL) offers substantially lower phase noise than the integrated examples. The trade off is increased SWAP-C. \boxtimes 8-9 shows the block diagram of such an implementation that uses the same Synergy Microwave 8GHz DRO as the LMX2820 external VCO example discussed previously.




図 8-9. Discrete Analog PLL

The APLL outperforms the previous examples by avoiding use of digital dividers and phase detectors, which significantly degrade phase noise. Instead passive diode-based frequency multipliers and mixers are used, which contribute little additive phase noise. Like all synthesizers, a frequency reference with very good close in phase noise, below the loop bandwidth of the APLL, is required for best performance.

In this case, a 1GHz reference was chosen as the reference is a convenient division of the sample rate and is available either as an output of an R&S SMA100B RF signal generator or as a standalone unit from Wenzel Associates.

As mentioned previously, the APLL does not use digital dividers or phase detectors, which significantly degrade phase noise. Instead the reference is multiplied up to the output frequency using passive multiplier stages (see 8-10). A passive mixer is used as a phase detector that feeds a low noise operational amplifier loop filter. The DRO output is split with one output going to the DAC clock distribution network and the other feeding back into the RF port of the mixer.

English Data Sheet: SBASB20






図 8-10. Reference Multiplier Chain

The multiplier chain uses low noise amplifiers, passive diode multipliers and bandpass filters. For this part of the circuit, what is most critical is the close in phase noise below the loop bandwidth of the PLL. Not all amplifiers demonstrate good close in noise, especially when driven near or into compression. Generally, heterojunction bipolar transistor (HBT) amplifiers, have low flicker noise and operate well when driven into compression.

Bandpass filters were selected to remove the F_{IN} and 3 x $F_{IN}/2$ harmonics that are only partially suppressed by the multipliers. In some implementations the driving amplifier can be filtered to prevent degradation of the harmonic suppression performance. This chain was experimentally optimized, but additional attenuation between stages can be added to manage reflections and amplifier operating conditions.

The loop filter bandwidth is set near where the open loop DRO phase noise crosses the multiplied reference noise with a damping factor set to give a smooth role off that minimizes integrated phase noise. An optional additional feedback cap can be used to speed up the role off if desired (C2 is set roughly to 1/10th to 1/100th of C1). The loop filter component values were determined experimentally for this design.

In some implementations a start-up circuit is needed to help the loop acquire lock. In practice, the initial power up was all that is needed for the loop to pull in and lock.

8.2.4.4 10GHz Clock Generation

For higher sample rates several options are available. First, a DRO can be selected that operates directly at the desired frequency and the multiplier chain and or reference frequency can be modified accordingly.

An alternative is to use dividers and mixers to translate the APLL output to a new higher frequency. \boxtimes 8-11 shows an example for a 10GHz clock synthesizer. This uses the same reference multiplier chain and APLL as described above and adds a mixing stage to translate the DAC clock from 8 to 10GHz.




図 8-11. 10GHz Clock Synthesizer

The LMX1204 can operate as a buffer, multiplier or divider. In this case the LMX1204 is used to divide the 8GHz APLL output by 4, which is then mixed with the input to translate the clock to 10GHz. A bandpass filter is required after mixing to remove the LO feedthrough and undesirable mixing products. ☑ 8-12 shows the input 8GHz scaled to 10GHz and resulting 10GHz after mixing.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated

As with the reference multiplier chain, special care must be taken selecting the components and operating points for best phase noise. A slight improvement in noise floor was found by power combining two the of the LMX1204 outputs before feeding the IF input of the mixer.





図 8-12. 8GHz and 10GHz Clock Phase Noise

8.2.5 Application Curves


The radar chip waveform used for testing is a non-linear frequency modulated (NLFM) pulse, lasting 4096 samples at the 250MSPS complex input rate. At baseband, the frequency ramps from -100MHz to + 100MHz, following a frequency ramp curve developed by Price and shown in \pm 6 [Price R. *Chebyshev Low Pulse Compression Sidelobes via a Nonlinear FM.* National Radio Science Meeting of URSI; PortSaid, Egypt: 1979.] with T = 4096 samples, B = 0.8, B_I = 0.5611 and B_c = 0.238.

$$f(f, B_l, B_c) = B \times \frac{t - T/2}{T} \times \left(B_l + \frac{B_c}{\sqrt{1 - 4(t - T/2)^2/T^2}} \right)$$
 (6)


The NLFM Chirp frequency ramp is shown in \boxtimes 8-13, complex time domain baseband waveform in \boxtimes 8-14, baseband frequency spectrum in \boxtimes 8-15 and auto-correlation in \boxtimes 8-16.







The output spectra for the NLFM Chirp at 3.2GHz is shown in \boxtimes 8-17. The largest spur is the duty-cycle image at 4.8GHz, which is suppressed 50dB. \boxtimes 8-18 shows a 1 GHz span centered at 3.2GHz. the interpolation filters confine the output spectrum to a 250MHz wide band at 3.2GHz. The spectra purity of the 200MHz is shown with a fullscale tone in \boxtimes 8-19. The largest spurs are \sim 80dBc at 3.16GHz, which is the 4th harmonic (aliased back into 1st Nyquist zone), and the 6th harmonic at \sim 86dBc.





The output phase noise for a tone at 3.2GHz using the recommended clocking circuit is shown in \boxtimes 8-20. The additive phase noise for the DAC by itself is shown in \boxtimes 8-21.

図 8-20. Output Phase Noise at 3.2GHz using Recommended Clock Circuit

図 8-21. DAC Additive Phase Noise at 3.2GHz

8.3 Power Supply Recommendations

The device has three supply voltages and requires seven supply domains to achieve data sheet performance as shown in 表 8-3:

表 8-3. Recommended Power Supply Domains

Voltage	Supply Domain	Device Supplies				
+1.8V	VDDA	VDDA18A, VDDA18B				
	VDDIO	VDDIO				
	VDDCSR	VDDCLK, VDDSYS, VDDR				
+1V	VDDL	VDDLA, VDDLB				
	VDCCCLK	VDDCLK10				
	DVDD	VDDDIG, VDDT, VDDDEA and VDDDEB				
-1.8V	VEEx	VEEAM18, VEEBM18				

The recommended power supply is shown in 🗵 8-22. The power-supply voltages must be low in noise and provide the needed current to achieve rated device performance. A step down high-efficiency switching converter is used first, followed by a second stage of regulation using LDOs to provide switching noise reduction and improved voltage accuracy. The user can also refer to the TI WEBENCH® Power Designer which can be used to select and design the individual power supply elements as needed. The recommended switching regulators are:

- TPSM82913 = +2.3V for the VDDA, VDDIO, VDDCSR, VDDL and VDCCCLK domains
- TPS543620 = +1V for DVDD
- TPSM82913 = +3.8V for VEEx domain

and recommended LDOs include:

- TPS7A9401 for +1.8V and +1V
- LM27762 for -1.8V






図 8-22. Recommended Power Supply Block Diagram

The VDDA supply is regulated by an LDO, or low-noise drop-out linear regulator, with a +1.8V output and is further broken down into the following subgroup power domains:

- VDDA: VDDA18A, VDDA18B
- VDDIO
- VDDCSR: VDDCLK, VDDSYS, VDDR

Each device supply can be tied to a single LDO but are isolated with a ferrite bead and/or three-terminal capacitor or similar.

The VDDL supply is +1V and is further broken down into VDDLA and VDDLB. Each device supply can be tied to a single LDO but are isolated with a ferrite bead and/or three-terminal capacitor or similar.

The VDDCLK10 supply is +1V and is the most sensitive for achieving the best phase noise performance. VDDCLK10 should be isolated to a LDO by itself to prevent noise from other 1.0V supplies coupling into the clock path.

The DVDD supply is +1V and can be directly connected to a switching power supply. The DVDD encompasses the following device supplies, VDDDIG, VDDT, VDDDEA and VDDDEB, which can all be connected together. No further isolation with a ferrite bead and/or three-terminal capacitor or similar is required.

The VEEx supply is -1.8V derived from a single LDO and is further broken down into VEEAM18 and VEEBM18, which are isolated with a ferrite bead and/or three-terminal capacitor or similar.

It is also highly recommended to follow these important power supply design considerations:

Decouple all power supply rails and bus voltages as they come onto the system board. Further place
additional decoupling at or near the DAC itself for each power domain. Typically, one decoupling capacitor
per power supply pin is suffice unless specified in the data sheet or EVM assembly.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

www.ti.com/ja-jp

- 2. Remember that approximately 20dB/decade noise suppression is gained for each additional filtering stage.
- 3. Decouple for both high and low frequencies, which might require multiple capacitor values.
- 4. Series ferrite beads and feed through capacitors are commonly used at the power plain entry point and can be used for addition power domain isolation. This should be done for each individual supply voltage on the system board whether it comes from an LDO or a switching regulator.
- 5. For added capacitance, use tightly stacked power and ground plane pairs (≤4 mil spacing) this adds inherent high-frequency (>500MHz) decoupling to the PCB design.
- 6. Keep supplies away from sensitive analog circuitry such as the front-end RF stage of the DAC and highspeed clocking and digital circuits if possible.
- 7. Keep power domains that demand higher currents, near the top of the stack-up or layer that has power plain entry point. This minimizes the overall loop inductance.
- 8. Any open or voided areas on power plane, fill with ground to provide additional isolation and shielding.
- 9. Keep a 20 to 25 mil gap between all adjacent power and/or ground plane fills. This helps eliminate all gap coupling between adjacent power domains and/or grounds within the same layer.
- 10. Some switcher regulator circuitry/components could be located on the opposite side of the PCB for added isolation.
- 11. Follow the IC manufacture recommendations; if they are not directly stated in an application note or data sheet, then study the evaluation board. These are great vehicles to learn from. Applying these points above can help provide a solid power supply design yielding data sheet performance in many applications.

Each application has different tolerances for noise on the supply voltage, so understanding these trades is best described in the following two application notes for more details:

- Clutter-free power supplies for RF converters in radar applications (Part 1)
- Clutter-free power supplies for RF converters in radar applications (Part 2)

Also refer to \boxtimes 8-30 through \boxtimes 8-33 to illustrate the one power supply layout and stack-up approach.

8.3.1 Power Up and Down Sequence

At power up, ramp up the power supplies in the following order:

- 1. Ramp 1.8V supplies, including the bias voltage for DACOUTA+/- and DACOUTB+/-
- 2. Ramp -1.8V supplies
- 3. Ramp 1V supplies

Use the reverse order for ramp down.

- 1. Ramp down 1V supplies
- 2. Ramp down -1.8V supplies
- 3. Ramp down 1.8V supplies, including the bias voltage for DACOUTA+/- and DACOUTB+/-



8.4 Layout

8.4.1 Layout Guidelines and Example

There are many critical signal connections that require specific care and attention during PC board design:

- 1. DAC analog output signals
- 2. Sampling clock
- 3. Serdes (JESD204x) data inputs
- 4. Power supplies
- 5. Power and grounding strategy

There are many considerations to take note of when developing a high-speed PCB design. Here are a few recommendations and example figures to follow for any high-speed PCB design:

- 1. Route using loosely coupled 100Ω differential traces when possible on the Serdes inputs. This routing minimizes impact of corners and length-matching serpentines on pair impedance.
- 2. Provide adequate pair-to-pair spacing to minimize crosstalk, especially with loosely coupled differential traces. Tightly coupled differential traces can be used to reduce self-radiated noise or to improve neighboring trace noise immunity when adequate spacing cannot be provided.
- 3. Provide adequate ground plane pour spacing to minimize coupling with the high-speed traces. Any ground plane pour must have sufficient via connections to the main ground plane of the board. Do not use floating or poorly connected ground pours.
- 4. Use smoothly radiused corners and avoid 45- or 90-degree bends to reduce impedance mismatches on all high-speed inputs/outputs for both analog and digital signal traces. See ⋈ 8-23 as an example.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2

English Data Sheet: SBASB20




図 8-23. Radius Corner and Stitch Vias next to High_Speed Signal Trace

5. Incorporate any ground plane cutouts necessary at component landing pads, ie – SMA connectors, baluns, and so on, to avoid impedance discontinuities at these locations. Cut-outs below these landing pads on one or multiple ground planes to achieve a pad size or stackup height that achieves the needed 50Ω , single-ended impedance. See \boxtimes 8-24 and \boxtimes 8-25 as an examples.






図 8-24. Ground Cut-outs below Balun and Bias-T Pins






図 8-25. Ground Cut-out Below SMA Connector Center Pin

- 6. Avoid routing traces near irregularities in the reference ground planes. Irregularities include cuts in the ground plane or ground plane clearances associated with power and signal vias and through-hole component leads.
- 7. Provide symmetrically located ground tie stitching vias adjacent to any high-speed signal at an appropriate spacing as determined by the maximum frequency the trace transports ($\lambda/4$). See \boxtimes 8-23 as an example.
- 8. When high-speed signals must transition to another layer using vias, transition as far through the board as possible (top to bottom is best case) to minimize via stubs on top or bottom of the vias. If layer selection is not flexible, use back-drilled or buried, blind vias to eliminate stubs. Always place two ground vias ("return vias") close to critical high-speed signal trace via when transitioning between layers to provide a nearby ground return path. See 🗵 8-26 and 🗵 8-27 as examples.






図 8-26. Return Vias for High Speed Clock




図 8-27. Return Vias for High Speed Clock Near Clock Generator

9. Pay particular attention to potential coupling between JESD204x data input routing and the analog output routing. Switching noise from the JESD204x inputs can couple into the analog output traces and show up as wideband noise due to the high bandwidth of the DAC. Route the Serdes JESD204x data inputs on a separate layer, if possible, from the DAC output traces to avoid noise coupling, see 🗵 8-28 and 🗵 8-29 as examples.




図 8-28. Serdes Top Layer Routing with Ground Fill Isolation





図 8-29. Serdes Bottom Layer Routing with Ground Isolation

10. A reduction in the clock amplitude can degrade the DAC noise performance, so make sure the clock signal has adequate drive strength, especially for high frequencies. To help avoid this, keep the clock source close to the DAC if using a passive balun to drive or interface with the sampling clock pins of the converter. If trace




routes are longer than a few inches, impedance matching at the DACs sampling clock input pins can be necessary.

Examples of the power plane design is show in \boxtimes 8-30 through \boxtimes 8-33.



Layer3 / PWR1 DAC DVDD = WHITE Other PWR Planes = AUX Supplies


図 8-30. Power Plane Layout for Layer 3



Layer5 / PWR2
DAC VDDLA = RED
DAC VDDLB = YELLOW
DAC VDDCLK1P0V = GREEN


図 8-31. Power Plane Layout for Layer 5





Layer12 / PWR3
DAC VDDA18A = RED
DAC VDDA18B = ORANGE
DAC VDDB = YELLOW
DAC VEEXA = GREEN
DAC VEEXB = BLUE
VDDIO = WHITE

図 8-32. Power Plane Layout for Layer 12



Layer14 / PWR4
DAC VDDR = RED
DAC VDDSYS18 = GREEN
DAC VDDCLK18 = BLUE
VDDIO = WHITE

図 8-33. Power Plane Layout for Layer 14

In addition, TI recommends the following general PCB fabrication considerations for all high-speed PCB designs:

- 1. Use high quality dielectric materials for any critical signal layers within the PCB stack-up. Typically, the top and bottom layers are the most critical and more board houses can implement a mix of high and standard quality dielectrics, also known as a hybrid stack-up.
- 2. Use multiple power layers if necessary to provide a robust power delivery system to the converter.
- 3. Use multiple ground, power, ground layer stacks within the PCB to develop high frequency decoupling within the PCB, the recommendation for these layers is 4 mils or less.
- 4. Use a solid ground plane, do not split or "slot" the ground plane to create an analog vs. digital grounding barrier or divider to avoid harm.



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.2 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

9.3 商標

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

9.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES					
September 2024	*	Initial Release					

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 8-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	. ,	. ,			.,	(4)	(5)		. ,
DDS39RF10ACK	Active	Production	FCBGA (ACK) 256	90 JEDEC TRAY (5+1)	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	DDS39RF 10
DDS39RF10ACK.B	Active	Production	FCBGA (ACK) 256	90 JEDEC TRAY (5+1)	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	DDS39RF 10
DDS39RF10ACL	Active	Production	FCBGA (ACL) 256	90 JEDEC TRAY (5+1)	No	Call TI	Level-3-220C-168 HR	-40 to 85	DDS39RF 10
DDS39RFS10ACK	Active	Production	FCBGA (ACK) 256	90 JEDEC TRAY (5+1)	Yes	Call TI	Level-3-260C-168 HR	-40 to 85	DDS39RF S10
DDS39RFS10ACL	Active	Production	FCBGA (ACL) 256	90 JEDEC TRAY (5+1)	No	Call TI	Level-3-220C-168 HR	-40 to 85	DDS39RF S10

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM


www.ti.com 8-Nov-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 25-Jul-2025

TRAY




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DDS39RF10ACK	ACK	FCBGA	256	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
DDS39RF10ACK.B	ACK	FCBGA	256	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
DDS39RF10ACL	ACL	FCBGA	256	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
DDS39RFS10ACK	ACK	FCBGA	256	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
DDS39RFS10ACL	ACL	FCBGA	256	90	6 x 15	150	315	135.9	7620	19.5	21	19.2






NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.






NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).






NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.








NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The lids are electrically floating (e.g. not tied to GND).






NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
 For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).





NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月