



Order

Now





20

Reference Design



DAC8550

SLAS476H-MARCH 2006-REVISED JUNE 2017

# DAC8550 16-bit, Ultra-Low Glitch, Voltage Output Digital-To-Analog Converter

## 1 Features

- Relative Accuracy: 8 LSB
- Glitch Energy: 0.1 nV-s
- MicroPower Operation: 140 μA at 2.7 V
- Power-On Reset to Midscale
- Power Supply: 2.7 V to 5.5 V
- 16-Bit Monotonic
- Settling Time: 10 μs to ±0.003% FSR
- Low-Power Serial Interface with Schmitt-Triggered
  Inputs
- On-Chip Output Buffer Amplifier with Rail-to-Rail
   Output Amplifier
- Power-Down Capability
- 2's Complement Input
- SYNC Interrupt Facility
- Drop-In Compatible with DAC8531/01 and DAC8551 (Binary Input)
- Available in a Tiny MSOP-8 Package

## 2 Applications

- Process Control
- Data Acquisition Systems
- Closed-Loop Servo-Control
- PC Peripherals
- Portable Instrumentation
- Programmable Attenuation

## 3 Description

The DAC8550 is a small, low-power, voltage output, 16-bit digital-to-analog converter (DAC). It is monotonic, provides good linearity, and minimizes undesired code-to-code transient voltages. The DAC8550 uses a versatile, 3-wire serial interface that operates at clock rates of up to 30 MHz and is compatible with standard SPI<sup>TM</sup>, QSPI<sup>TM</sup>, Microwire<sup>TM</sup>, and digital signal processor (DSP) interfaces.

The DAC8550 requires an external reference voltage to set its output range. The DAC8550 incorporates a power-on reset circuit that ensures that the DAC output powers up at midscale and remains there until a valid write takes place to the device. The DAC8550 contains a power-down feature, accessed over the serial interface, that reduces the current consumption of the device to 200 nA at 5 V.

The low-power consumption of this device in normal operation makes it ideal for portable, battery-operated equipment. Power consumption is 0.38 mW at 2.7 V, reducing to less than 1  $\mu$ W in power-down mode.

The DAC8550 is available in an MSOP-8 package.


For additional flexibility, see the DAC8551, a binary-coded counterpart to the DAC8550.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
DAC8550	VSSOP (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



## **Table of Contents**

1	Feat	tures1
2	Арр	lications1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 4
6	Spe	cifications5
	6.1	Absolute Maximum Ratings 5
	6.2	ESD Ratings 5
	6.3	Recommended Operating Conditions5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics
	6.6	Timing Characteristics7
	6.7	Typical Characteristics 8
7	Deta	ailed Description 16
	7.1	Overview 16
	7.2	Functional Block Diagram 16
	7.3	Feature Description 16
	7.4	Device Functional Modes 18

	7.5	Programming	18
8	Арр	lication and Implementation	20
	8.1	Application Information	20
	8.2	Typical Applications	21
	8.3	System Examples	23
9	Pow	er Supply Recommendations	24
10	Lay	out	24
	10.1	Layout Guidelines	24
	10.2	Layout Example	
11	Dev	ice and Documentation Support	25
	11.1	Documentation Support	25
	11.2	Receiving Notification of Documentation Updates	25
	11.3	Community Resources	25
	11.4	Trademarks	25
	11.5	Electrostatic Discharge Caution	25
	11.6	Glossary	25
12	Mec	hanical, Packaging, and Orderable	
	Info	rmation	25

## 4 Revision History

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision G (February 2017) to Revision H

•	Changed the V <sub>IL</sub> Test Conditions From: $V_{DD} = 5 V$ To: $3 V \le V_{DD} \le 5.5 V$ and From: $V_{DD} = 3 V$ To: $2.7 V \le V_{DD} < 3 V$	
	in the Electrical Characteristics	6

Changed the V<sub>IH</sub> Test Conditions From: V<sub>DD</sub> = 5 V To: 3 V ≤ V<sub>DD</sub> ≤ 5.5 V and From: V<sub>DD</sub> = 3 V To: 2.7 V ≤ V<sub>DD</sub> < 3 V in the *Electrical Characteristics*

#### Changes from Revision F (March 2016) to Revision G

•	Relative accuracy DAC8550, Deleted the TYP value of ± 3, Changed the MAX value From: ±8 To: ±16 in the Electrical Characteristics	. 6
•	Relative accuracy DAC8550B, Deleted the TYP value of ± 3, Changed the MAX value From: ±8 To: ±12 in the Electrical Characteristics	. 6

#### Changes from Revision E (March 2012) to Revision F

Submit Documentation Feedback

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
	Mechanical, Packaging, and Orderable Information section	1
•	Changed Differential nonlinearity Test Conditions From: 16-bit monotonic To: three separate entries in the Electrical	

Cł	nanges from Revision D (October 2006) to Revision E	v-level input voltage values in <i>Electrcial Characteristics</i>
•	Changed low-level input voltage values in <i>Electrcial Characteristics</i>	6
•	Changed high-level input voltage values in <i>Electrcial Characteristics</i>	6



## www.ti.com

Page

Page

Page

Page


#### Changes from Revision C (March 2006) to Revision D

•	Changed Features	. 1
•	Changed relative accuracy feature from 8 LSB (Max) to 3 LSB	. 1
•	Changed micropower operation feature from 200 $\mu A$ at 5 V to 140 $\mu A$ at 2.7 V	. 1
•	Changed power consumption from 1 mW at 5 V to 0.38 mW at 2.7 V	. 1
•	Changed power-down consumption from 1 mW to less than 1 mW in Description	. 1
•	Changed relative accuracy for DAC8550 typical value from ±5 to ±3	. 6
•	Changed reference current input range for V <sub>REF</sub> = 5 V from 50 to 40	. 6
•	Deleted reference current included from I <sub>DD</sub> (normal mode) test conditions	. 6
•	Changed I <sub>DD</sub> (normal mode) typical values from 200 and 180 to 160 and 140	. 6
•	Changed Timing Diagram and Timing Characteristics	. 7

Texas Instruments

www.ti.com

## 5 Pin Configuration and Functions



#### **Pin Functions**

PIN NAME NO.		ТҮРЕ	DESCRIPTION
		ITPE	DESCRIPTION
V <sub>DD</sub>	1	PWR	Power-supply input
V <sub>REF</sub>	2	I	Reference voltage input
$V_{FB}$	3	I	Feedback connection for the output amplifier
V <sub>OUT</sub>	4	0	Analog output voltage from DAC. The output amplifier has rail-to-rail operation.
SYNC	5	I	Level-triggered control input (active LOW). This is the frame synchronization signal for the input data. When SYNC goes LOW, it enables the input shift register and data is transferred in on the falling edges of the following clocks. The DAC is updated following the 24th clock (unless SYNC is taken HIGH before this edge, in which case the rising edge of SYNC acts as an interrupt and the write sequence is ignored by the DAC8550). Schmitt-Trigger logic input.
SCLK	6	I	Serial clock input. Data can be transferred at rates up to 30 MHz Schmitt-Trigger logic input.
D <sub>IN</sub>	7	I	Serial data input. Data is clocked into the 24-bit input shift register on each falling edge of the serial clock input. Schmitt-Trigger logic input.
GND 8 GND Ground reference point for all circuitry on the part		Ground reference point for all circuitry on the part	



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	GND	-0.3	6	V
Digital input voltage range	GND	-0.3	$V_{DD} + 0.3$	V
Output voltage	GND	-0.3	$V_{DD} + 0.3$	V
Junction temperature, $T_{J(max)}$			150	°C
Operating temperature, T <sub>A</sub>		-40	105	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
POWER	R SUPPLY				
V <sub>DD</sub>	Supply voltage		2.7	5.5	V
DIGITA	L INPUTS				
D <sub>IN</sub>	Digital input voltage	SCLK and SYNC	0	V <sub>DD</sub>	V
REFER	ENCE INPUT				
$V_{REF}$	Reference input voltage		0	V <sub>DD</sub>	V
AMPLIF	FIER FEEDBACK INPUT				
$V_{FB}$	Output amplifier feedback inp	put		Vo	V
TEMPE	RATURE RANGE				
T <sub>A</sub>	Operating ambient temperatu	ire	-40	105	°C

### 6.4 Thermal Information

		DAC8550								
	THERMAL METRIC <sup>(1)</sup>									
		8 PINS								
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	206	°C/W							
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	44	°C/W							
$R_{\theta J B}$	Junction-to-board thermal resistance	94.2	°C/W							
ΨJT	Junction-to-top characterization parameter	10.2	°C/W							
Ψјв	Junction-to-board characterization parameter	92.7	°C/W							

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

SLAS476H-MARCH 2006-REVISED JUNE 2017

www.ti.com

### 6.5 Electrical Characteristics

 $V_{DD}$  = 2.7 V to 5.5 V, -40°C to 105°C range (unless otherwise noted)

	PARAMETER	TEST CONDITION	5	MIN	TYP	MAX	UNIT
STATIC F	PERFORMANCE <sup>(1)</sup>						
	Resolution		DAC8550	16			Bits
EL	Relative accuracy	Measured by line passing through codes $-32283$ and $32063$ at V <sub>REF</sub> = 5 V, codes			±16	LSB	
	-	–31798 and 31358 at $V_{\text{REF}}$ = 2.5 V	DAC8550B			±12	
		$2.5 \text{ V} \leq \text{V}_{\text{REF}} \leq 5.5 \text{ V}, 0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 105^{\circ}\text{C}$				±1	LSB
ED	Differential nonlinearity	$4.2 \text{ V} < \text{V}_{\text{REF}} \le 5.5 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 105^{\circ}\text{C}$				±1	LSB
		$2.5 \text{ V} \le \text{V}_{\text{REF}} \le 4.2 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 0^{\circ}\text{C}$				±2	LSB
Eo	Zero-code error	Measured by line passing through codes -	-32283 and 32063		±2	±12	mV
E <sub>FS</sub>	Full-scale error	Measured by line passing through codes -			0.05%	±0.5%	mV
E <sub>G</sub>	Gain error	Measured by line passing through codes -	-32283 and 32063	±	0.02%	±0.2%	mV
	Zero-code error drift				±5		μV/°C
	Gain temperature coefficient				±1		ppm of FSR/°C
PSRR	Power-supply rejection ratio	$R_L = 2 k\Omega, C_L = 200 pF$			0.75		mV/V
OUTPUT	CHARACTERISTICS <sup>(2)</sup>						
Vo	Output voltage range			0		$V_{REF}$	V
t <sub>SD</sub>	Output voltage settling time	To $\pm 0.003\%$ FSR, 1200h to 8D00h, R <sub>L</sub> = 2	$k\Omega$ , 0 pF < C <sub>L</sub> < 200 pF		8	10	μS
SD	Output voltage setting time	$R_L = 2 \text{ k}\Omega, C_L = 500 \text{ pF}$			12		μο
SR	Slew rate				1.8		V/μs
	Capacitive load stability	R <sub>L</sub> = ∞			470		pF
		$R_L = 2 k\Omega$			1000		P.
	Code change glitch impulse	1 LSB change around major carry			0.1		nV-s
	Digital feedthrough	SCLK toggling, FSYNC high			0.1		nV-s
z <sub>O</sub>	DC output impedance	At mid-code input			1		Ω
l <sub>os</sub>	Short-circuit current	$V_{DD} = 5 V$			50		mA
-03		V <sub>DD</sub> = 3 V			20		
t <sub>ON</sub>	Power-up time	Coming out of power-down mode, $V_{DD} = 5$	V		2.5		μS
		Coming out of power-down mode, $V_{DD} = 3$	V		5		
AC PERF	FORMANCE						1
SNR	Signal-to-noise ratio	$BW = 20 \text{ kHz}, V_{DD} = 5 \text{ V}, f_{OUT} = 1 \text{ kHz},$ 1st 19 harmonics removed for SNR calculations and the second s	ation		95		dB
THD	Total harmonic distortion	BW = 20 kHz, $V_{DD}$ = 5 V, $f_{OUT}$ = 1 kHz, 1st 19 harmonics removed for SNR calculated	ation		-85		dB
SFDR	Spurious-free dynamic range	BW = 20 kHz, $V_{DD}$ = 5 V, $f_{OUT}$ = 1 kHz, 1st 19 harmonics removed for SNR calculation	ation		87		dB
SINAD	Signal-to-noise and distortion	BW = 20 kHz, $V_{DD}$ = 5 V, $f_{OUT}$ = 1 kHz, 1st 19 harmonics removed for SNR calculation			84		dB
REFERE	NCE INPUT						1
V <sub>REF</sub>	Reference voltage			0		V <sub>DD</sub>	V
NEI	<u> </u>	$V_{REF} = V_{DD} = 5 V$			40	75	
I <sub>I(REF)</sub>	Reference current input range	$V_{\text{REF}} = V_{\text{DD}} = 3.6 \text{ V}$			30	45	μA
z <sub>I(REF)</sub>	Reference input impedance				125		kΩ
LOGIC IN	NPUTS <sup>(2)</sup>						1
	Input current				±1		μA
V <sub>IL</sub>	Low-level input voltage	$3 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		$0.3 \times V_{DD}$	v		
• IL	Low level input voltage	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 3 \text{ V}$				$0.1 \times V_{DD}$	v
VIH	High-level input voltage	$3 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		$0.7 \times V_{DD}$			v
۲IH	i ngri-iever input voltage	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 3 \text{ V}$		$0.9 \times V_{DD}$			v
	Pin capacitance					3	pF

Linearity calculated using a reduced code range -32283 and 32063 at V<sub>REF</sub> = 5V, codes -31798 and 31358 at V<sub>REF</sub> = 2.5V; output unloaded, 100mV headroom between reference and supply.
 Specified by design and characterization, not production tested.

## **Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	S	MIN	ТҮР	MAX	UNIT
POWER	REQUIREMENTS						
		Normal mode, input code equals mid-	$V_{DD}$ = 3.6 V to 5.5 V		160	250	
I <sub>DD</sub>	Supply current	scale, no load, does not include reference current, $V_{IH} = V_{DD}$ , $V_{IL} = GND$	$V_{DD}$ = 2.7 V to 3.6 V		140	240	μA
		All power-down modes,	$V_{DD}$ = 3.6 V to 5.5 V		0.2	2	μ
		$V_{IH} = V_{DD}, V_{IL} = GND$	$V_{DD}$ = 2.7 V to 3.6 V		0.05	2	
POWER	EFFICIENCY						
I <sub>OUT</sub> /I <sub>DD</sub>		$I_{LOAD} = 2 \text{ mA}, V_{DD} = 5 \text{ V}$			89%		

 $V_{DD}$  = 2.7 V to 5.5 V, -40°C to 105°C range (unless otherwise noted)

## 6.6 Timing Characteristics

 $V_{DD}$  = 2.7 V to 5.5 V, all specifications –40°C to 105°C (unless otherwise noted)<sup>(1)(2)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>1</sub> <sup>(3)</sup>	SCLK cycle time	$V_{DD}$ = 2.7 V to 3.6 V	50			20	
ι <sub>1</sub> ,	SCER Cycle unie	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	33			ns	
+	SCLK HIGH time	$V_{DD}$ = 2.7 V to 3.6 V	13			20	
t <sub>2</sub>	SELK HIGH LINE	$V_{DD}$ = 3.6 V to 5.5 V	13			ns	
		$V_{DD}$ = 2.7 V to 3.6 V	22.5				
t <sub>3</sub>	SCLK LOW time	$V_{DD}$ = 3.6 V to 5.5 V	13			ns	
	SVNC to SCLK rising edge actus time	$V_{DD}$ = 2.7 V to 3.6 V	0			~~	
t <sub>4</sub>	SYNC to SCLK rising edge setup time	$V_{DD}$ = 3.6 V to 5.5 V	0			ns	
+	Data actua tima	$V_{DD}$ = 2.7 V to 3.6 V	5			20	
t <sub>5</sub>	Data setup time	$V_{DD}$ = 3.6 V to 5.5 V	5			ns	
	Data hold time	$V_{DD}$ = 2.7 V to 3.6 V	4.5			~~	
t <sub>6</sub>		$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$	4.5			ns	
+	24th SCLK falling edge to SYNC rising edge	$V_{DD}$ = 2.7 V to 3.6 V	0			20	
t <sub>7</sub>	24th SCLK failing edge to S five fising edge	$V_{DD}$ = 3.6 V to 5.5 V	0			ns	
+	Minimum SYNC HIGH time	$V_{DD}$ = 2.7 V to 3.6 V	50				
t <sub>8</sub>		$V_{DD}$ = 3.6 V to 5.5 V	33			ns	
t <sub>9</sub>	24th SCLK falling edge to SYNC falling edge	$V_{DD}$ = 2.7 V to 5.5 V	100			ns	

(1) All input signals are specified with  $t_R = t_F = 5$  ns (10% to 90% of  $V_{DD}$ ) and timed from a voltage level of ( $V_{IL} + V_{IH}$ ) / 2.

(2) See Figure 1.

(3) Maximum SCLK frequency is 30 MHz at  $V_{DD} = 3.6$  V to 5.5 V and 20 MHz at  $V_{DD} = 2.7$  V to 3.6 V.





Figure 1. Serial Write Operation



## 6.7 Typical Characteristics


## 6.7.1 V<sub>DD</sub> = 5 V

at T<sub>A</sub> = 25°C, unless otherwise noted






## $V_{DD} = 5 V$ (continued)






## $V_{DD} = 5 V$ (continued)






## $V_{DD} = 5 V$ (continued)




## V<sub>DD</sub> = 5 V (continued)

at  $T_A = 25^{\circ}C$ , unless otherwise noted




## 6.7.2 $V_{DD} = 2.7 V$






## V<sub>DD</sub> = 2.7 V (continued)






## $V_{DD} = 2.7 V$ (continued)





## $V_{DD} = 2.7 V$ (continued)

at  $T_A = 25^{\circ}C$ , unless otherwise noted



**DAC8550** 

SLAS476H - MARCH 2006 - REVISED JUNE 2017




## 7 Detailed Description

#### 7.1 Overview

The DAC8550 is a small, low-power, voltage output, single-channel, 16-bit DAC. The device is monotonic by design, provides excellent linearity, and minimizes undesired code-to-code transient voltages. The DAC8550 uses a versatile, three-wire serial interface that operates at clock rates of up to 30 MHz and is compatible with standard SPI, QSPI, Microwire, and digital signal processor (DSP) interfaces.

## 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 DAC Section

The architecture of the DAC8850 consists of a string DAC followed by an output buffer amplifier. Figure 46 shows the block diagram of the DAC architecture.




Figure 46. DAC8550 Architecture

The input coding to the DAC8550 is 2's complement, so the ideal output voltage is given by Equation 1.

$$V_O = \frac{V_{REF}}{2} + \frac{V_{REF} \times D}{65536}$$

where

٠

D = decimal equivalent of the 2's complement code that is loaded to the DAC register

In Equation 1, D ranges from -32768 to 32767 where D = 0 is centered at V<sub>REE</sub> / 2.

(1)



#### Feature Description (continued)

#### 7.3.1.1 Resistor String

The resistor string section is shown in Figure 47. It is simply a string of resistors, each of value R. The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the amplifier. Monotonicity is ensured because of the string resistor architecture.

#### 7.3.1.2 Output Amplifier

The output buffer amplifier is capable of generating rail-to-rail output voltages with a range of 0 V to V<sub>DD</sub>. It is capable of driving a load of 2 k $\Omega$  in parallel with 1000 pF to GND. The source and sink capabilities of the output amplifier can be seen in the *Typical Characteristics*. The slew rate is 1.8 V/µs with a full-scale setting time of 8 µs with the output unloaded.

The inverting input of the output amplifier is brought out to the  $V_{FB}$  pin. This architecture allows for better accuracy in critical applications by tying the  $V_{FB}$  point and the amplifier output together directly at the load. Other signal conditioning circuitry may also be connected between these points for specific applications.




Figure 47. Resistor String

## 7.3.2 Power-On Reset

The DAC8550 contains a power-on reset circuit that controls the output voltage during power-up. On power-up, the output voltages are set to midscale; they remain that way until a valid write sequence is made to the DAC. The power-on reset is useful in applications where it is important to know the state of the output of the DAC while it is in the process of powering up.



#### 7.4 Device Functional Modes


#### 7.4.1 Power-Down Modes

The DAC8550 supports four separate modes of operation. These modes are programmable by setting two bits (PD1 and PD0) in the control register. Table 1 shows how the state of the bits corresponds to the mode of operation of the device.

PD1 (DB17)	PD0 (DB16)	OPERATING MODE
0	0	Normal operation
—	—	Power-down modes
0	1	Output typically 1 k $\Omega$ to GND
1	0	Output typically 100 kΩ to GND
1	1	High-Z

Table	1.	Operat	ing	Modes
-------	----	--------	-----	-------

When both bits are set to 0, the device works normally with a typical current consumption of 200  $\mu$ A at 5 V. However, for the three power-down modes, the supply current falls to 200 nA at 5 V (50 nA at 3 V). Not only does the supply current fall, but the output stage is also internally switched from the output of the amplifier to a resistor network of known values. The advantage with this configuration is that the output impedance of the device is known while in power-down mode. There are three different options. The output is connected internally to GND through a 1-k $\Omega$  resistor, a 100-k $\Omega$  resistor, or it is left open-circuited (High-Z). The output stage is illustrated in Figure 48.



Copyright © 2016, Texas Instruments Incorporated

Figure 48. Output Stage During Power-Down

All analog circuitry is shut down when the power-down mode is activated. However, the contents of the DAC register are unaffected when in power-down. The time to exit power-down is typically 2.5  $\mu$ s for V<sub>DD</sub> = 5 V, and 5  $\mu$ s for V<sub>DD</sub> = 3 V. See the *Typical Characteristics* for more information.

### 7.5 Programming

#### 7.5.1 Serial Interface

The DAC8550 has a 3-wire serial interface ( $\overline{SYNC}$ , SCLK, and  $D_{IN}$ ), which is compatible with SPI, QSPI, and Microwire interface standards, as well as most DSP interfaces. See Figure 1 for an example of a typical write sequence.

The write sequence begins by bringing the  $\overline{SYNC}$  line LOW. Data from the D<sub>IN</sub> line are clocked into the 24-bit shift register on each falling edge of SCLK. The serial clock frequency can be as high as 30 MHz, making the DAC8550 compatible with high-speed DSPs. On the 24th falling edge of the serial clock, the last data bit is clocked in and the programmed function is excuted (that is, a change in DAC register contents and/or a change in the mode of operation).



#### **Programming (continued)**

At this point, the SYNC line may be kept LOW or brought HIGH. In either case, it must be brought HIGH for a minimum of 33 ns before the next write sequence so that a falling edge of SYNC can initiate the next write sequence. Since the SYNC buffer draws more current when the SYNC signal is HIGH than it does when it is LOW, SYNC should be idled LOW between write sequences for lowest power operation of the part. As mentioned above, it must be brought HIGH again just before the next write sequence.

#### 7.5.2 Input Shift Register

The input shift register is 24 bits wide, as shown in Figure 49. The first six bits are *unused* bits. The next two bits (PD1 and PD0) are control bits that control which mode of operation the part is in (normal mode or any one of three power-down modes). For a more complete description of the various modes see *Power-Down Modes*. The next 16 bits are the data bits. These bits are transferred to the DAC register on the 24th falling edge of SCLK.

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Unused				PD1	PD0	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		

Figure 49. DAC8550 Data Input Register Format

### 7.5.3 SYNC Interrupt

In a normal write sequence, the SYNC line is kept LOW for at least 24 falling edges of SCLK and the DAC is updated on the 24th falling edge. However, if SYNC is brought HIGH before the 24th falling edge, it acts as an interrupt to the write sequence. The shift register is reset and the write sequence is seen as invalid. Neither an update of the DAC register contents nor a change in the operating mode occurs, as shown in Figure 50.




Figure 50. SYNC Interrupt Facility

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The low-power consumption of the DAC8550 lends itself to applications such as loop-powered control where the current dissipation of each device is critical. The low power consumption also allows the DAC8550 to be powered using only a precision reference for increased accuracy. The low-power operation coupled with the ultra-low power power-down modes also make the DAC8550 a great choice for battery and portable applications.

#### 8.1.1 Bipolar Operation Using DAC8550

The DAC8550 has been designed for single-supply operation, but a bipolar output range is also possible using the circuit in Figure 51. The circuit shown gives an output voltage range of  $\pm V_{REF}$ . Rail-to-rail operation at the amplifier output is achievable using an OPA703 as the output amplifier. See *CMOS*, *Rail-to-Rail*, *I/O Operational Amplifier* (SBOS180) for more information.




Figure 51. Bipolar Output Range

The output voltage for any input code is calculated with Equation 2 and Equation 3.

$$V_{O} = \left[ \left( \frac{V_{REF}}{2} + V_{REF} \times \frac{D}{65536} \right) \times \left( \frac{R_{1} + R_{2}}{R_{1}} \right) - V_{REF} \times \left( \frac{R_{2}}{R_{1}} \right) \right]$$

where


• D represents the input code in 2's complement (-32768 to 32767)

• 
$$V_{REF} = 5 V$$
  
•  $R_1 = R_2 = 10 k\Omega$  (2)  
 $V_O = 10 \times \frac{D}{65536}$  (3)

Using this example, an output voltage range of  $\pm 5$  V with 8000h corresponding to a -5-V output and 8FFFh corresponding to a 5-V output can be achieved. Similarly, using V<sub>REF</sub> = 2.5 V, a  $\pm 2.5$ -V output voltage range can be achieved.



#### 8.2 Typical Applications



#### 8.2.1 Loop-Powered 2-Wire 4-mA to 20-mA Transmitter With XTR116



#### 8.2.1.1 Design Requirements

This design is commonly referred to as a loop-powered, or 2-wire, 4-mA to 20-mA transmitter. The transmitter has only two external input terminals: a supply connection and an output, or return, connection. The transmitter communicates back to its host, typically a PLC analog input module, by precisely controlling the magnitude of its return current. In order to conform to the 4-mA to 20-mA communication standard, the complete transmitter must consume less than 4 mA of current. The DAC8550 enables the accurate control of the loop-current from 4 mA to 20 mA in 16-bit steps.

#### 8.2.1.2 Detailed Design Procedure

Although it is possible to recreate the loop-powered circuit using discrete components, the XTR116 provides simplicity and improved performance due to the matched internal resistors. The output current can be modified if necessary by looking using Equation 4.

$$I_{OUT}(Code) = \left(\frac{V_{ref} \times Code}{2^{N} \times R_{3}} + \frac{V_{REG}}{R_{1}}\right) \times \left(1 + \frac{2475 \,\Omega}{25 \,\Omega}\right)$$
(4)

For more details of this application, see 2-wire, 4-mA to 20-mA Transmitter, EMC/EMI Tested Reference Design (TIDUAO7). It covers in detail the design of this circuit as well as how to protect it from EMC/EMI tests.

#### 8.2.1.3 Application Curves


Total unadjusted error (TUE) is a good estimate for the performance of the output as shown in Figure 53. The linearity of the output or INL is in Figure 54.

DAC8550 SLAS476H – MARCH 2006–REVISED JUNE 2017




www.ti.com

## **Typical Applications (continued)**



8.2.2 Using REF02 as a Power Supply for DAC8550



Copyright © 2016, Texas Instruments Incorporated

Figure 55. REF02 as a Power Supply to the DAC8550

### 8.2.2.1 Design Requirements

Due to the extremely low supply current required by the DAC8550, an alternative option is to use a REF02 to supply the required voltage to the device, as shown in Figure 55. See +5V Precision Voltage Reference (SBVS003) for more information.

### 8.2.2.2 Detailed Design Procedure

This configuration is especially useful if the power supply is quite noisy or if the system supply voltages are at some value other than 5 V. The REF02 outputs a steady supply voltage for the DAC8550. If the REF02 is used, the current it needs to supply to the DAC8550 is 250  $\mu$ A. This configuration is with no load on the output of the DAC. When a DAC output is loaded, the REF02 also needs to supply the current to the load. The total typical current required (with a 5-k $\Omega$  load on the DAC output) is calculated with Equation 5.

$$200 \,\mu\text{A} + \frac{5 \,\text{V}}{5 \,\text{k}\Omega} = 1.2 \,\text{m}\text{A} \tag{5}$$

The load regulation of the REF02 is typically 0.005%/mA, resulting in an error of 299  $\mu$ V for the 1.2-mA current drawn from it. This value corresponds to an 8.9-LSB error.




#### 8.3 System Examples

#### 8.3.1 Microprocessor Interfacing

#### 8.3.1.1 DAC8550 to 8051 Interface

See Figure 56 for a serial interface between the DAC8550 and a typical 8051-type microcontroller. The setup for the interface is as follows: TXD of the 8051 drives SCLK of the DAC8550, while RXD drives the serial data line of the device. The SYNC signal is derived from a bit-programmable pin on the port of the 8051. In this case, port line P3.3 is used. When data are to be transmitted to the DAC8550, P3.3 is taken LOW. The 8051 transmits data in 8-bit bytes; thus, only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 is left LOW after the first eight bits are transmitted, then a second write cycle is initiated to transmit the second byte of data. P3.3 is taken HIGH following the completion of the third write cycle. The 8051 outputs the serial data in a format that has the LSB first. The DAC8550 requires its data with the MSB as the first bit received. The 8051 transmit routine must therefore take this into account, and mirror the data as needed.




NOTE: (1) Additional pins omitted for clarity.

#### Figure 56. DAC8550 to 80C51 or 80L51 Interface

#### 8.3.1.2 DAC8550 to Microwire Interface

Figure 57 shows an interface between the DAC8550 and any Microwire-compatible device. Serial data are shifted out on the falling edge of the serial clock and clocked into the DAC8550 on the rising edge of the SK signal.





#### Figure 57. DAC8550 to Microwire Interface

#### 8.3.1.3 DAC8550 to 68HC11 Interface

Figure 58 shows a serial interface between the DAC8550 and the 68HC11 microcontroller. SCK of the 68HC11 drives the SCLK of the DAC8550, while the MOSI output drives the serial data line of the DAC. The SYNC signal is derived from a port line (PC7), similar to the 8051 diagram.

68HC11 <sup>(1)</sup>	DAC8550 <sup>(1)</sup>
PC7	 SYNC
SCK	 SCLK
MOSI	 D <sub>IN</sub>

NOTE: (1) Additional pins omitted for clarity.

#### Figure 58. DAC8550 to 68HC11 Interface



#### System Examples (continued)

The 68HC11 should be configured so that its CPOL bit is '0' and its CPHA bit is '1'. This configuration causes data appearing on the MOSI output to be valid on the falling edge of SCK. When data are being transmitted to the DAC, the SYNC line is held LOW (PC7). Serial data from the 68HC11 are transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. (Data are transmitted MSB first.) In order to load data to the DAC8550, PC7 is left LOW after the first eight bits are transferred, then a second and third serial write operation are performed to the DAC. PC7 is taken HIGH at the end of this procedure.

## 9 Power Supply Recommendations

The DAC8550 can operate within the specified supply voltage range of 2.7 V to 5.5 V. The power applied to  $V_{DD}$  should be well-regulated and low-noise. Switching power supplies and dc/dc converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. In order to further minimize noise from the power supply, a strong recommendation is to include a 1- $\mu$ F to 10- $\mu$ F capacitor and 0.1- $\mu$ F bypass capacitor. The current consumption on the  $V_{DD}$  pin, the short-circuit current limit, and the load current for the device is listed in the *Electrical Characteristics*. The power supply must meet the aforementioned current requirements.

## 10 Layout

#### **10.1 Layout Guidelines**


A precision analog component requires careful layout, adequate bypassing, and clean, well-regulated power supplies.


The DAC8550 offers single-supply operation and is used often in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to keep digital noise from appearing at the output.

Due to the single ground pin of the DAC8550, all return currents, including digital and analog return currents for the DAC, must flow through a single point. Ideally, GND would be connected directly to an analog ground plane. This plane would be separate from the ground connection for the digital components until they were connected at the power-entry point of the system.

As with the GND connection,  $V_{DD}$  should be connected to a 5-V power-supply plane or trace that is separate from the connection for digital logic until they are connected at the power-entry point. In addition, a 1- $\mu$ F to 10- $\mu$ F capacitor and 0.1- $\mu$ F bypass capacitor are strongly recommended. In some situations, additional bypassing may be required, such as a 100- $\mu$ F electrolytic capacitor or even a *Pi* filter made up of inductors and capacitors, all designed to essentially low-pass filter the 5-V supply, removing the high-frequency noise.

### **10.2 Layout Example**







## **11 Device and Documentation Support**

### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation see the following:

- 2-wire, 4-mA to 20-mA Transmitter, EMC/EMI Tested Reference Design, TIDUAO7
- +5-V Precision Voltage Reference, SBVS003
- CMOS, Rail-to-Rail, I/O Operational Amplifier, SBOS180

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

E2E is a trademark of Texas Instruments. SPI, QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor. All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	ead finish/ MSL rating/		Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
DAC8550IBDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 105	D80
DAC8550IBDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 105	D80
DAC8550IBDGKT	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 105	D80
DAC8550IBDGKT.A	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	-40 to 105	D80
DAC8550IDGKR	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	Call TI   Nipdau	Level-2-260C-1 YEAR	-40 to 105	D80
DAC8550IDGKR.A	Active	Production	VSSOP (DGK)   8	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	D80
DAC8550IDGKT	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	Call TI   Nipdau	Level-2-260C-1 YEAR	-40 to 105	D80
DAC8550IDGKT.A	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	D80
DAC8550IDGKTG4	Active	Production	VSSOP (DGK)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	D80

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative



## PACKAGE OPTION ADDENDUM

23-May-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **DGK0008A**



# **PACKAGE OUTLINE**

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



# DGK0008A

# **EXAMPLE BOARD LAYOUT**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



# DGK0008A

# **EXAMPLE STENCIL DESIGN**

# <sup>™</sup> VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated