







DAC80501, DAC70501, DAC60501

JAJSGJ3E - NOVEMBER 2018 - REVISED AUGUST 2023

DACx0501 16 ビット、14 ビット、12 ビット、1LSB INL、 電圧出力 DAC、高精度基準電圧内蔵

1 特長

- 16 ビット性能: 1LSB INL および DNL (最大値)
- 低グリッチ・エネルギー:4nV-s
- 広い電源電圧範囲:2.7V~5.5V
- バッファ出力範囲:5V、2.5V、または 1.25V
- 非常に低い消費電力:5.5V で 1mA
- 5ppm/°C (最大値)、2.5V の高精度基準電圧を内蔵
- シリアル・インターフェイスをピンで選択可能
 - 3 線式、SPI 互換 (最高 50MHz)
 - 2線式、I²C互換
- パワーオン・リセット:ゼロ・スケールまたは中間スケー
- VDD = 5.5V で 1.62V VIH
- 温度範囲:-40℃~+125℃
- パッケージ:小型の8ピンWSON および10ピン **VSSOP**

2 アプリケーション

- オシロスコープおよびデジタイザ
- パラメトリック測定ユニット (PMU)
- データ・アクイジション (DAQ)
- フラット・パネル・ディスプレイ (FPD) 向け、ショート・バ ー・パターン・ジェネレータ
- スモール・セル基地局
- アナログ出力モジュール
- プロセス分析 (pH、ガス、濃度、力、湿度)
- プログラマブル DC 電源

3 概要

16 ビット DAC80501、14 ビット DAC70501、12 ビット DAC60501 (DACx0501) デジタル/アナログ・コンバータ (DAC) は、高精度で低消費電力の電圧出力デバイスで す。DACx0501 は設計で単調性が規定され、1LSB を下 回る優れた直線性を備えています。これらのデバイスに は、2.5V、5ppm/°C の内部基準電圧が搭載され、フルス ケール出力電圧範囲は 1.25V、2.5V、5V です。 DACx0501 にはパワーオン・リセット (POR) 回路が組み 込まれており、DAC 出力がゼロ・スケールまたは中間スケ ールで起動し、デバイスに有効なコードが書き込まれるま でそのスケールが維持されることを保証します。これらのデ バイスは消費電流が 1mA と小さく、消費電流を 15µA (標 準値、5V 時) に低減させるパワーダウン機能を備えてい ます。

DACx0501 のデジタル・インターフェイスは、SPI2C ピン を使用して SPI または I²C モードに構成できます。 SPI モ ードの場合、DACx0501 は最高 50MHz のクロック速度で 動作する汎用 3 線式シリアル・インターフェイスを使用しま す。I²C モードでは、DACx0501 は標準モード (100Kbps)、高速モード (400Kbps)、高速モード・プラス (1.0Mbps) で動作します。

魁品情報

を						
部品番号 ⁽¹⁾	分解能	パッケージ ⁽²⁾				
DAC80501	16 ビット	WSON (8)				
DAC80301	10 6 91	VSSOP (10)				
DAC70501	14 ビット	WSON (8)				
DAC70301	14 6 91	VSSOP (10)				
DAC60501	12 ビット	WSON (8)				
DAC60501	12 5 9 5	VSSOP (10)				

- (1) 「Device Comparison Table」を参照してください。
- 利用可能なすべてのパッケージについては、データシートの末尾 にあるパッケージ・オプションについての付録を参照してください。








Table of Contents

1 特長 1	8.2 Functional Block Diagram	21
2 アプリケーション1	8.3 Feature Description	21
3 概要1	8.4 Device Functional Modes	24
4 Revision History3	8.5 Programming	<mark>2</mark> 4
5 Device Comparison Table4	8.6 Register Map	
6 Pin Configuration and Functions4	9 Application and Implementation	35
7 Specifications5	9.1 Application Information	<mark>35</mark>
7.1 Absolute Maximum Ratings5	9.2 Typical Application	<mark>35</mark>
7.2 ESD Ratings5	9.3 Power Supply Recommendations	38
7.3 Recommended Operating Conditions5	9.4 Layout	38
7.4 Thermal Information6	10 Device and Documentation Support	
7.5 Electrical Characteristics	10.1 Documentation Support	39
7.6 Timing Requirements: SPI Mode	10.2ドキュメントの更新通知を受け取る方法	39
7.7 Timing Requirements: I ² C Standard Mode	10.3 サポート・リソース	39
7.8 Timing Requirements: I ² C Fast Mode10	10.4 Trademarks	
7.9 Timing Requirements: I ² C Fast-Mode Plus11	10.5 静電気放電に関する注意事項	39
7.10 Timing Diagrams11	10.6 用語集	
7.11 Typical Characteristics	11 Mechanical, Packaging, and Orderable	
8 Detailed Description21	Information	39
8.1 Overview21		

4 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。


Cł	nanges from Revision D (February 2020) to Revision E (August 2023)	Page
•	ドキュメント全体にわたって表、図、相互参照の採番方法を更新	1
•	Added two rows for input current in Absolute Maximum Ratings	5
•	Changed output voltage drift vs time test conditions under Voltage Reference Output from T _A = 35	°C, 1900 hr
	to T _A = 25°C, 1600 hr in the <i>Electrical Characteristics</i>	6
•	Changed output voltage drift vs time value under Voltage Reference Output from 20 µV to 50 ppm	
	Electrical Characteristics	6
•	Changed Figure 7-48, Internal Reference Voltage vs Temperature	12
•	Changed Figure 7-49, Internal Reference Voltage vs Supply Voltage	12
•	Added text to end of paragraph to clarify phase margin in Output Amplifier section	22
•	Changed text in Internal Reference section for clarity	22
•	Changed all instances of legacy terminology to controller and target where I ² C is mentioned	
•	Changed section 8.6.2, <i>DEVID Register</i> , to clarify and correct reset values	31
Cł	nanges from Revision C (November 2019) to Revision D (February 2020)	Page
•	Changed Figure 29 to remove broken text from x axis (typo)	12
•	Changed Figures 33, 34 and 35; updated for clarity	
Cł	nanges from Revision B (August 2019) to Revision C (November 2019)	Page
•	DGS (VSSOP) パッケージをプレビューから量産データ (アクティブ) に変更	1
•	Added TUE parameter for DGS package to electrical characteristics table	
•	Added gain error parameter for DGS package to electrical characteristics table	
•	Added full-scale error parameter for DGS package to electrical characteristics table	
- Cł	nanges from Revision A (August 2019) to Revision B (August 2019)	Page
•	DAC70501 および DAC60501 デバイスをプレビューから量産データ (アクティブ) に変更	1



5 Device Comparison Table

DEVICE	RESOLUTION	REFERENCE	POWER-ON RESET
DAC80501Z	16-bit	Internal (default) or external	Zero scale
DAC80501M	16-bit	Internal (default) or external	Midscale
DAC70501Z	14-bit	Internal (default) or external	Zero scale
DAC70501M	14-bit	Internal (default) or external	Midscale
DAC60501Z	12-bit	Internal (default) or external	Zero scale
DAC60501M	12-bit	Internal (default) or external	Midscale

6 Pin Configuration and Functions






図 6-1. DGS Package, 10-Pin VSSOP (Top View)

図 6-2. DQF Package, 8-Pin WSON (Top View)

表 6-1. Pin Functions

	PIN			
NAME	DGS (VSSOP)	DQF (WSON)	TYPE	DESCRIPTION
AGND	4	3	Ground	Ground reference point for all circuitry on the device.
NC	3	_	_	No connection. Leave floating.
NC	9	_	_	No connection. Leave floating.
SCLK/SCL	6	5	Input	Serial interface clock. SPI or I ² C mode.
SDIN/SDA	8	7	Input/output	SPI mode: Serial interface data input. Data are clocked into the input shift register on each falling edge of the SCLK pin. 1 ² C mode: Data are clocked into or out of the input register. This pin is a bidirectional, SDA drain data line that must be connected to the supply voltage with an external pullup resistor.
SPI2C	5	4	Input	Interface select pin. Digital interface in SPI mode if SPI2C = 0 Digital interface in I ² C mode if SPI2C = 1 SPI2C pin must be kept static after device powers up.
SYNC/A0	7	6	Input	SPI mode: Active low serial data enable. This input is the frame synchronization signal for the serial data. When the signal goes low, the serial interface input shift register is enabled. I ² C mode: Four-state address input 0.
VDD	1	1	Power	Analog supply voltage (2.7 V to 5.5 V)
VOUT	2	2	Output	Analog output voltage from the DAC
VREFIO	10	8	Input/output	When using the internal reference, this pin is the reference output voltage pin (default). Reference input to the device when operating with external reference.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
		VDD to AGND	-0.3	6	
	Input voltage	VREFIO to AGND	-0.3	VDD + 0.3	V
		Digital inputs to AGND	-0.3	VDD + 0.3	
	Output voltage	VOUT to AGND	-0.3	VDD + 0.3	V
		Current into any digital pins	-10	10	mA
	Input current	Current into VDD, AGND, VOUT	-30	30	mA
		Current into VREFIO	-100	100	mA
TJ	Junction temperature	9	-40	150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	Liectiostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT			
POWER SUPPLY							
VDD to AGND	Positive supply voltage to ground	2.7	5.5	V			
DIGITAL INPUTS							
VIH	Input high voltage	1.62		V			
VIL	Input low voltage		0.45	V			
REFERENCE INPUT							
VREFIO to AGND	2.7 V ≤ VDD < 3.3 V, reference divider disabled (REF-DIV bit = 0)	1.2	0.5 × (VDD – 0.2)	V			
VREFIO to AGND	2.7 V ≤ VDD < 3.3 V, reference divider enabled (REF-DIV bit = 1)	2.4	(VDD – 0.2)	V			
VREFIO to AGND	3.3 V ≤ VDD ≤ 5.5 V, reference divider disabled (REF-DIV bit = 0)	1.2	0.5 × VDD	V			
VREFIO to AGND	3.3 V ≤ VDD ≤ 5.5 V, reference divider enabled (REF-DIV bit = 1)	2.4	VDD	V			
TEMPERATURE	EMPERATURE						
T _A	Operating temperature	-40	125	°C			

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.4 Thermal Information

		DAC		
	THERMAL METRIC ⁽¹⁾	DGS (VSSOP)	DQF (WSON)	UNIT
		10 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	170.1	122.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	60.5	58.3	°C/W
R _{0JB}	Junction-to-board thermal resistance	92.6	50	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	7.8	1.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	90.7	49.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

all minimum and maximum values at T_A = -40°C to +125°C; all typical values at T_A = 25°C, 2.7 V ≤ VDD ≤ 5.5 V, external or internal VREFIO = 1.25 V to 5.5 V, R_{LOAD} = 2 k Ω to AGND, C_{LOAD} = 200 pF to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	PERFORMANCE				-	
		DAC80501	16			
	Resolution	DAC70501	14			Bits
		DAC60501	12			
INL	Integral nonlinearity ⁽¹⁾		-1		1	LSB
DNL	Differential nonlinearity ⁽¹⁾		-1		1	LSB
		DAC80501, reference divider disabled (REF-DIV bit = 0)	-0.08	-0.02	0.08	%FSR
TUE	Total unadjusted error ⁽¹⁾	DAC80501, reference divider enabled (REF-DIV bit = 1)	-0.06	0.025	0.06	
		DAC80501, DGS package reference divider enabled (REF-DIV bit = 1)	-0.07	0.025	0.07	
		DAC70501, DAC60501	-0.1	0.04	0.1	
	Zero code error ⁽¹⁾	DAC loaded with zero scale code	-1.5	0.5	1.5	mV
	Zero code error temperature coefficient ⁽¹⁾			±2		μV/°C
	Offset error ⁽¹⁾		-1.5	0.5	1.5	mV
	Offset error temperature coefficient (1)			±2		μV/°C
		DAC80501, reference divider disabled (REF-DIV bit = 0)	-0.08	-0.02	0.08	
	Gain error ⁽¹⁾	DAC80501, reference divider enabled (REF-DIV bit = 1)	-0.06	0.025	0.06	%FSR
		DAC80501, DGS package reference divider enabled (REF-DIV bit = 1)	-0.07	0.025	0.07	
		DAC70501, DAC60501	-0.1	0.04	0.1	
	Gain error temperature coefficient ⁽¹⁾			±1		ppm FSR/°C



7.5 Electrical Characteristics (continued)

all minimum and maximum values at T_A = -40°C to +125°C; all typical values at T_A = 25°C, 2.7 V ≤ VDD ≤ 5.5 V, external or internal VREFIO = 1.25 V to 5.5 V, R_{LOAD} = 2 k Ω to AGND, C_{LOAD} = 200 pF to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		DAC80501, DAC loaded with full scale, reference divider disabled (REF-DIV bit = 0)	-0.08	-0.02	0.08		
	Full-scale error ⁽¹⁾	DAC80501, DAC loaded with full scale, reference divider enabled (REF-DIV bit = 1)	-0.06	0.025	0.06	%FSR	
		DAC80501, DGS package reference divider enabled (REF-DIV bit = 1)	-0.07	0.025	0.07		
		DAC70501, DAC60501	-0.1	0.04	0.1		
	Full-scale error temperature coefficient ⁽¹⁾			±2		ppm FSR/°C	
OUTPUT	CHARACTERISTICS						
		BUFF-GAIN bit set to 1, REF-DIV bit set to 0	0		2 × VREFIO		
V_O	Output voltage	BUFF-GAIN bit set to 1, REF-DIV bit set to 1	0		VREFIO	V	
		BUFF-GAIN bit set to 0, REF-DIV bit set to 1	0		0.5 × VREFIO		
R _{LOAD}	Resistive load ⁽²⁾	VDD = 2.7 V	0.25			kΩ	
LOAD	Tresistive load	VDD = 5.5 V	0.5			K\(\)2	
C_{LOAD}	Capacitive load ⁽²⁾	R _{LOAD} = infinite			2	nF	
CLOAD	Capacitive road	$R_{LOAD} = 2 k\Omega$			10		
	Load regulation	DAC at midscale, −10 mA ≤ I _{OUT} ≤ 10 mA		80		μV/mA	
	Short circuit current	Full scale output shorted to AGND		30		mA	
	Chort choult durient	Zero output shorted to VDD		30		111/ (
	Output voltage headroom	to VDD, DAC at full code, I _{OUT} = 10 mA (sourcing)	0.3	0.1		V	
	Output voltage footroom	to AGND, DAC at zero code, I _{OUT} = 10 mA (sinking)	0.3			V	
	DO	DAC at midscale		0.1			
Z _O	DC small signal output impedance	DAC at code 256		10		Ω	
	,	DAC at code 65279		10			
	Power supply rejection ratio (DC)	DAC at midscale; VDD = 5 V ± 10%		0.15		mV/V	
	Output voltage drift vs time	T _A = 35°C, VOUT = midscale, 1900 hr		20		ppm of FSR	
VOLTAGE	REFERENCE INPUT						
Z _{VREFIO}	Reference input impedance (VREFIO)			100		kΩ	
C _{VREFIO}	Reference input capacitance (VREFIO)			5		pF	



7.5 Electrical Characteristics (continued)

all minimum and maximum values at $T_A = -40^{\circ}\text{C}$ to +125°C; all typical values at $T_A = 25^{\circ}\text{C}$, 2.7 V \leq VDD \leq 5.5 V, external or internal VREFIO = 1.25 V to 5.5 V, $R_{LOAD} = 2$ k Ω to AGND, $C_{LOAD} = 200$ pF to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
VOLTAG	E REFERENCE OUTPUT				
	Output (initial accuracy) ⁽³⁾	T _A = 25°C	2.4975	2.5025	V
	0 1 1 1 17(3)	DAC80501		5	100
	Output drift ⁽³⁾	DAC70501, DAC60501		10	ppm/°C
	Output impedance ⁽³⁾		0.1		Ω
	Output noise ⁽³⁾	0.1 Hz to 10 Hz	14		μV _{PP}
	Output noise density ⁽³⁾	Measured at 10 kHz, reference load = 10 nF	140		nV/√ H
	Load current ⁽³⁾	-0.5 mV < ΔVref < 0.5 mV	±5		mA
	Load regulation ⁽³⁾	Sourcing and sinking	90		μV/mA
	Line regulation ⁽³⁾		20		μV/V
	Output voltage drift vs time ⁽³⁾	T _A = 25°C, 1600 hr	50		ppm of FSR
	The arms of the section (3)	1st cycle	500		μV
	Thermal hysteresis ⁽³⁾	Additional cycle	25		μV
DYNAMI	C PERFORMANCE				
	0 1 1 1 11 11 11 (4)	1/4 to 3/4 scale and 3/4 to 1/4 scale settling to ±2 LSB, VDD = 5.5 V, VREFIO = 2.5 V	5		
s	Output voltage settling time ⁽⁴⁾	10-mV settling to ±2 LSB, VDD = 5.5 V, VREFIO = 2.5 V	3		μs
	Slew rate ⁽⁴⁾	VDD = 5.5 V, VREFIO = 2.5 V	2		V/µs
	Power on glitch magnitude	C _{LOAD} = 50 pF	200		mV
	2 (1)	0.1 Hz to 10 Hz, DAC at midscale, VDD = 5.5 V, external VREFIO = 2.5 V	14		μV _{PP}
V _n	Output noise ⁽⁴⁾	100-kHz Bandwidth, DAC at midscale, VDD = 5.5 V, external VREFIO = 2.5 V	23		μVrms
		Measured at 1 kHz, DAC at midscale, VDD = 5.5 V, external VREFIO = 2.5 V, gain = 2 × (BUFF-GAIN bit = 1)	78		
. /	Output make density	Measured at 10 kHz, DAC at midscale, VDD = 5.5 V, external VREFIO = 2.5 V, gain = 2 × (BUFF-GAIN bit = 1)	74		nV/√ Hz
V _n	Output noise density	Measured at 1 kHz, DAC at full scale, VDD = 2.7 V, external VREFIO = 2.5 V, gain = 1 × (BUFF-GAIN bit = 0)	55		IIV/V II.
		Measured at 10 kHz, DAC at full scale, VDD = 2.7 V, external VREFIO = 2.5 V, gain = 1 × (BUFF-GAIN bit = 0)	50		
SFDR	Spurious free dynamic range	1-kHz sinusoid at DAC output, DAC updated at 500 kHz, include up to 7th harmonics, no filter on DAC output	70		dB
ГНD	Total harmonic distortion	1-kHz sinusoid at DAC output, DAC updated at 500 kHz, include up to 7th harmonics, no filter on DAC output	70		dB
	Power supply rejection ratio (ac)	200-mV 50-Hz to 60-Hz sine wave superimposed on power supply voltage, DAC at midscale. (ac analysis)	85		dB
	Code change glitch impulse	Midcode ±1 LSB (including feedthrough)	4		nV-s
	Code change glitch magnitude	Midcode ±1 LSB (including feedthrough) gain = 1 × (BUFF-GAIN bit = 0)	7.5		mV

7.5 Electrical Characteristics (continued)

all minimum and maximum values at $T_A = -40^{\circ}\text{C}$ to +125°C; all typical values at $T_A = 25^{\circ}\text{C}$, 2.7 V \leq VDD \leq 5.5 V, external or internal VREFIO = 1.25 V to 5.5 V, $R_{LOAD} = 2 \text{ k}\Omega$ to AGND, $C_{LOAD} = 200 \text{ pF}$ to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

(thorwide fletou)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Digital feedthrough	At SCLK = 1 MHz, DAC output at midscale		4		nV-s
DIGITAL	INPUTS					
	Hysteresis voltage			0.4		V
	Input current		-5	-	5	μA
	Pin capacitance	Per pin		10		pF
POWER F	REQUIREMENTS					
		Normal mode, internal reference enabled, DAC at full scale, SPI static		1.5	2.0	mA
I_{VDD}	Current flowing into VDD	Normal mode, external reference = 2.5 V, DAC at full scale, SPI static		1	1.4	ША
		DAC and Internal reference power-down		15		μA
I _{VREFIO}	Current flowing into VREFIO	0-V to 5-V range, midscale code		25		μΑ

End point fit between code 256 to code 64,511 for 16-bit, code 64 to code 16,127 for 14-bit, code 16 to code 4031 for 12 bit, DAC output unloaded, performance under resistive and capacitance load conditions are specified by design and characterization, DAC output range ≥ 2.5 V.

⁽²⁾ Not production tested.

⁽³⁾ Characterized on 8-pin DQF package.

⁽⁴⁾ Output buffer in gain = 2 × setting (BUFF-GAIN bit = 1).



7.6 Timing Requirements: SPI Mode

all input signals are specified with t_R = t_F = 1 ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V \leq VDD \leq 5.5 V, VIH = 1.62 V, VIL = 0.15 V, VREFIO = 1.25 V to 5.5 V, and T_A = -40° C to +125 $^{\circ}$ C (unless otherwise noted)

		MIN	NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			50	MHz
t _{SCLKHIGH}	SCLK high time	9			ns
t _{SCLKLOW}	SCLK low time	9			ns
t _{SDIS}	SDIN setup	5			ns
t _{SDIH}	SDIN hold	10			ns
t _{SYNCS}	SYNC falling edge to SCLK falling edge setup	13			ns
t _{SYNCH}	SCLK falling edge to SYNC rising edge	10			ns
t _{SYNCHIGH}	SYNC high time	160			ns
t _{SYNCIGNORE}	SCLK falling edge to SYNC ignore	15			ns
t _{DACWAIT}	Sequential DAC update wait time	1			μs

7.7 Timing Requirements: I²C Standard Mode

all input signals are specified with t_R = t_F = 1 ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V \leq VDD \leq 5.5 V, VIH = 1.62 V, VIL = 0.45 V, VREFIO = 1.25 V to 5.5 V, and T_A = -40° C to +125 $^{\circ}$ C (unless otherwise noted)

		MIN	NOM MAX	UNIT
f _{SCLK}	SCL frequency		0.1	MHz
t _{BUF}	Bus free time between stop and start conditions	4.7		μs
t _{HDSTA}	Hold time after repeated start	4		μs
t _{SUSTA}	Repeated start setup time	4.7		μs
t _{SUSTO}	Stop condition setup time	4		μs
t _{HDDAT}	Data hold time	0		ns
t _{SUDAT}	Data setup time	250		ns
t _{LOW}	SCL clock low period	4700		ns
t _{HIGH}	SCL clock high period	4000		ns
t _R	Clock and data fall time		300	ns
t _F	Clock and data rise time		1000	ns
t _{UPDATE}	Sequential DAC update wait time	1		μs

7.8 Timing Requirements: I²C Fast Mode

all input signals are specified with t_R = t_F = 1 ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V \leq VDD \leq 5.5 V, VIH = 1.62 V, VIL = 0.45 V, VREFIO = 1.25 V to 5.5 V, and T_A = -40° C to +125 $^{\circ}$ C (unless otherwise noted)

		MIN	NOM MA	×Γ	UNIT
f _{SCLK}	SCL frequency		(.4	MHz
t _{BUF}	Bus free time between stop and start conditions	1.3			μs
t _{HDSTA}	Hold time after repeated start	0.6			μs
t _{SUSTA}	Repeated start setup time	0.6			μs
t _{SUSTO}	Stop condition setup time	0.6			μs
t _{HDDAT}	Data hold time	0			ns
t _{SUDAT}	Data setup time	100			ns
t _{LOW}	SCL clock low period	1300			ns
t _{HIGH}	SCL clock high period	600			ns
t _R	Clock and data fall time		3	00	ns
t _F	Clock and data rise time		3	00	ns
t _{UPDATE}	Sequential DAC update wait time	1			μs



7.9 Timing Requirements: I²C Fast-Mode Plus

all input signals are specified with t_R = t_F = 1 ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V \leq VDD \leq 5.5 V, VIH = 1.62 V, VIL = 0.45 V, VREFIO = 1.25 V to 5.5 V, and T_A = -40° C to +125 $^{\circ}$ C (unless otherwise noted)

		MIN	NOM MAX	UNIT
f _{SCLK}	SCL frequency		1	MHz
t _{BUF}	Bus free time between stop and start conditions	0.5		μs
t _{HDSTA}	Hold time after repeated start	0.26		μs
t _{SUSTA}	Repeated start setup time	0.26		μs
t _{SUSTO}	Stop condition setup time	0.26		μs
t _{HDDAT}	Data hold time	0		ns
t _{SUDAT}	Data setup time	50		ns
t _{LOW}	SCL clock low period	500		ns
t _{HIGH}	SCL clock high period	260		ns
t _R	Clock and data fall time		120	ns
t _F	Clock and data rise time		120	ns
t _{UPDATE}	Sequential DAC update wait time	1		μs

7.10 Timing Diagrams




図 7-1. SPI Mode Timing





図 7-2. I²C Mode Timing




7.11 Typical Characteristics






at $T_A = 25$ °C, VDD = 5.5 V, Internal reference = 2.5 V, REF-DIV = 0 and BUFF-GAIN = 1, and DAC outputs unloaded (unless otherwise noted)






at $T_A = 25$ °C, VDD = 5.5 V, Internal reference = 2.5 V, REF-DIV = 0 and BUFF-GAIN = 1, and DAC outputs unloaded (unless otherwise noted)







at $T_A = 25$ °C, VDD = 5.5 V, Internal reference = 2.5 V, REF-DIV = 0 and BUFF-GAIN = 1, and DAC outputs unloaded (unless otherwise noted)









at T_A = 25°C, VDD = 5.5 V, Internal reference = 2.5 V, REF-DIV = 0 and BUFF-GAIN = 1, and DAC outputs unloaded (unless otherwise noted)



















8 Detailed Description

8.1 Overview

The DAC80501, DAC70501, DAC60501 (DACx0501) family of devices are buffered voltage output, 16-bit, 14-bit, or 12-bit digital-to-analog converters (DACs), respectively. These devices include a 2.5-V, 5-ppm/°C internal reference, giving full-scale output voltage ranges of 1.25 V, 2.5 V, or 5 V. The DACx0501 devices incorporate a power-on-reset circuit that makes sure that the DAC output powers up at zero scale or midscale, and remains at that scale until a valid code is written to the device.

The digital interface of the DACx0501 can be configured to SPI or I²C mode using the SPI2C pin. In SPI mode, the DACx0501 family uses a 3-wire serial interface that operates at clock rates up to 50 MHz. In I²C mode, the DACx0501 devices operate in standard mode (100Kbps), fast mode (400Kbps), and fast mode plus (1.0Mbps).

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 DAC Architecture

The output channel in the DACx0501 family of devices consists of a rail-to-rail ladder architecture with an output buffer amplifier. The devices include an internal 2.5-V reference.
図 8-1 shows a block diagram of the DAC architecture.




図 8-1. DACx0501 DAC Block Diagram



8.3.1.1 DAC Transfer Function

The input data writes to the individual DAC data registers in straight binary format. After a power-on or a reset event, all DAC registers are set to zero code (DACx0501Z devices) or midscale code (DACx0501M devices). The DAC transfer function is shown by 式 1.

$$V_{OUT} = \frac{DAC_DATA}{2^{N}} \times \frac{VREFIO}{DIV} \times GAIN$$
(1)

where:

- N = resolution in bits = either 12 (DAC60501), 14 (DAC70501) or 16 (DAC80501).
- DAC_DATA = decimal equivalent of the binary code that is loaded to the DAC register (address 8h).
 DAC_DATA ranges from 0 to 2^N 1.
- VREFIO = DAC reference voltage at the VREFIO pin. Either VREFIO from the internal 2.5-V reference or VREFIO from an external reference.
- DIV = 1 (default) or 2, as set by the REF-DIV bit in the GAIN register (address 4h).
- GAIN = 1 or 2 (default), as set by the BUFF-GAIN bit in the GAIN register (address 4h).

8.3.1.2 DAC Register Structure

Data written to the DAC data registers are initially stored in the DAC buffer registers. The update mode of the DAC output is determined by the status of the DAC_SYNC_EN bit (address 2h).

In asynchronous mode (default, DAC_SYNC_EN = 0), a write to the DAC buffer register results in an immediate update of the DAC active register. In SPI mode, the DAC output (VOUT pin) updates on the rising edge of SYNC. In I²C mode, the DAC output (VOUT pin) updates on the falling edge of SCL on the last acknowledge bit.

In synchronous mode (DAC_SYNC_EN = 1), writing to the DAC buffer register does not automatically update the DAC active register. Instead, the update occurs only after a software LDAC trigger event. A software LDAC trigger generates through the LDAC bit in the TRIGGER register (address 5h). When the host reads from a DAC buffer register, the value held in the DAC buffer register is returned (not the value held in the DAC active register).

8.3.1.3 Output Amplifier

The output buffer amplifier generates rail-to-rail voltages on the output, giving a maximum output range of 0 V to VDD. 式 1 shows that the full-scale output range of the DAC output is determined by the voltage on the VREFIO pin, the reference divider setting (DIV) as set by the REF-DIV bit (address 4h), and the gain configuration for that channel set by the corresponding BUFF-GAIN bit (address 4h). The buffer amplifier is designed to have a 79° phase margin (nominal) at 380 kHz at room temperature.

8.3.2 Internal Reference

The DAx0501 family of devices includes a 2.5-V precision band-gap reference that is enabled by default. Operation from an external reference is supported by disabling the internal reference in the REF_PWDWN bit (address 3h). The internal reference is externally available at the VREFIO pin, and can be used to drive external circuitry. At power-on reset, the internal reference is enabled. This enabled reference can result in current being sunk or sourced from the device to an external reference source. When using an external reference, use a series resistance that is larger than 1 k Ω to reduce the current at start-up to be less than 5 mA. After the internal reference is disabled, the input becomes high impedance. For noise filtering, use a minimum 150-nF capacitor between the reference output and AGND.

The reference voltage to the device, either from the internal reference or an external one, can be divided by a factor of two by setting the REF-DIV bit (address 4h) to 1. The REF-DIV bit provides additional flexibility in setting the full-scale output range of the DAC output. Make sure to configure REF-DIV so that there is sufficient headroom from VDD to the DAC operating reference voltage, VREFIO (see 式 1). See セクション 7.3 for more information. The short-circuit current of the internal reference is limited by design to approximately 100 mA.



Improper configuration of the reference divider triggers a reference alarm condition. In this case, the reference buffer is shut down, and all the DAC outputs go to 0 V. The DAC data registers are unaffected by the alarm condition, thus enabling the DAC output to return to normal operation after the reference divider is configured correctly.

8.3.2.1 Solder Heat Reflow

A known behavior of IC reference voltage circuits is the shift induced by the soldering process. Z 7-54 and Z 7-55 show the effect of solder heat reflow for the DACx0501 internal reference.

8.3.3 Power-On-Reset (POR)

The DACx0501 family of devices includes a power-on reset (POR) function that controls the output voltage at power up. After the VDD supply has been established, a POR event is issued. The POR causes all registers to initialize to default values, and communication with the device is valid only after a 250-µs POR delay. The default value for the DAC data registers is zero-code for the DACx0501Z devices and midscale code for the DACx0501M devices. The DAC output remains at the power-up voltage until a valid command is written to a channel.

When the device powers up, a POR circuit sets the device to the default mode. The POR circuit requires specific VDD levels, as indicated in 🗵 8-2, to make sure that the internal capacitors discharge and reset the device at power up. To make sure that a POR occurs, VDD must be less than 0.7 V for at least 1 ms. When VDD drops to less than 2.2 V but remains greater than 0.7 V (shown as the undefined region), the device may or may not reset under all specified temperature and power-supply conditions. In this case, initiate a POR. When VDD remains greater than 2.2 V, a POR does not occur.




図 8-2. Threshold Levels for VDD POR Circuit

8.3.4 Software Reset

A device software reset event is initiated by writing the reserved code 0x1010 to the SOFT-RESET bit in the TRIGGER register (address 5h). A software reset initiates a POR event.

8.4 Device Functional Modes

The DACx0501 has two modes of operation: normal and power-down.

8.4.1 Power-Down Mode

The DACx0501 output amplifiers and internal reference can be independently powered down through the CONFIG register (3h). At power up, the DAC output and the internal reference are active by default. In power-down mode, the DAC output (VOUT pin) is internally connected to AGND through a 1-k Ω resistor.

8.5 Programming

8.5.1 Serial Interface

The DACx0501 family of devices is controlled through either a 3-wire SPI or a 2-wire I²C interface. The type of interface is determined at device power up based on the logic level of the SPI2C pin. A logic 0 on the SPI2C pin puts the DACx0501 in SPI mode; whereas, logic 1 on SPI2C puts the DACx0501 in I²C mode. The SPI2C pin must be kept static after the device powers up.

8.5.1.1 SPI Mode

The DACx0501 digital interface is programmed to work in SPI mode when the logic level of the SPI2C pin is 0 at power up. In SPI mode, the DACx0501 have a 3-wire serial interface: SYNC, SCLK, and SDIN, as shown in 27 6. The serial interface is compatible with SPI, QSPI, and Microwire interface standards, and most digital signal processors (DSPs). The serial interface operates at up to 50 MHz. The input shift register is 24 bits wide.

The serial clock SCLK is a continuous or a gated clock. The first falling edge of SYNC starts the operation cycle. When SYNC is high, the SCLK and SDIN signals are blocked. The device internal registers are updated from the shift register on the rising edge of SYNC.

8.5.1.1.1 SYNC Interrupt

For SPI-mode operation, the SYNC line stays low for at least 24 falling edges of SCLK and the addressed DAC register updates on the SYNC rising edge. However, if the SYNC line is brought high before the 24th SCLK falling edge, this event acts as an interrupt to the write sequence. The shift register resets and the write sequence is discarded. Neither an update of the data buffer or DAC register contents, nor a change in the operating mode occurs, as shown in \boxtimes 8-3.




図 8-3. SYNC Interrupt



8.5.1.2 I²C Mode

The DACx0501 digital interface is programmed to work in I^2C mode when the logic level of the SPI2C pin is 1 at power up. In I^2C mode, the DACx0501 have a 2-wire serial interface: SCL, SDA, and one address pin, A0, as shown in $t^2D^2 = 0$. The I^2C bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both the SDA and SCL lines are pulled high. All the I^2C -compatible devices connect to the I^2C bus through the open-drain I/O pins, SDA and SCL.

The I²C specification states that the device that controls communication is called a *controller*, and the devices that are controlled by the controller are called *targets*. The controller device generates the SCL signal. The controller device also generates special timing conditions (start condition, repeated start condition, and stop condition) on the bus to indicate the start or stop of a data transfer. Device addressing is completed by the controller. The controller device on an I²C bus is typically a microcontroller or DSP. The DACx0501 operate as a target device on the I²C bus. A target device acknowledges controller commands, and upon controller control, receives or transmits data.

Typically, the DACx0501 operate as a target receiver. A controller device writes to the DACx0501, a target receiver. However, if a controller device requires the DACx0501 internal register data, the DACx0501 operate as a target transmitter. In this case, the controller device reads from the DACx0501 According to I²C terminology, read and write refer to the controller device.

The DACx0501 are target devices that support the following data transfer modes:

- 1. Standard mode (100Kbps)
- 2. Fast mode (400Kbps)
- 3. Fast mode plus (1.0Mbps)

The data transfer protocol for standard and fast modes is exactly the same; therefore, these modes are referred to as F/S-mode in this document. The fast-mode plus (FM+) protocol is supported in terms of data transfer speed, but not output current. The low-level output current is 3 mA, similar to the case of standard and fast modes. The DACx0501 support 7-bit addressing. The 10-bit addressing mode is not supported. These devices support the general call reset function. Send the following sequence to initiate a software reset within the device: Start/Repeated Start, 0x00, 0x06, Stop. The reset is asserted within the device on the falling edge of the ACK bit, following the second byte.

Other than specific timing signals, the I^2C interface works with serial bytes. At the end of each byte, a ninth clock cycle generates and detects an acknowledge signal. Acknowledge is when the SDA line is pulled low during the high period of the ninth clock cycle. A not-acknowledge is when the SDA line is left high during the high period of the ninth clock cycle as shown in \boxtimes 8-4.






図 8-4. Acknowledge and Not Acknowledge on the I²C Bus

8.5.1.2.1 F/S Mode Protocol

1. The controller initiates data transfer by generating a start condition. The start condition is when a high to-low transition occurs on the SDA line while SCL is high, as shown in ⋈ 8-5. All I²C-compatible devices recognize a start condition.




図 8-5. Start and Stop Conditions




図 8-6. Bit Transfer on the I²C Bus

- 2. The controller then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit (R/W) on the SDA line. During all transmissions, the controller makes sure that data are valid. 🗵 8-6 shows that a valid data condition requires the SDA line to be stable during the entire high period of the clock pulse. All devices recognize the address sent by the controller and compare the address to the internal fixed addresses. Only the target device with a matching address generates an acknowledge by pulling the SDA line low during the entire high period of the ninth SCL cycle; see also 🗵 8-4 by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the controller knows the communication link with a target has been established.
- 3. The controller generates further SCL cycles to transmit (R/W bit 0) or receive (R/W bit 1) data to the target. In either case, the receiver must acknowledge the data sent by the transmitter. Therefore, the acknowledge signal can be generated by the controller or by the target, depending on which one is the receiver. The 9-bit valid data sequences consists of 8-data bits and 1 acknowledge-bit, and can continue as long as necessary.
- 4. To signal the end of the data transfer, the controller generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see ⋈ 8-5). This action releases the bus and stops the communication link with the addressed target. All I²C-compatible devices recognize the stop condition. Upon receipt of a stop condition, the bus is released, and all target devices then wait for a start condition followed by a matching address.



8.5.1.2.2 I²C Update Sequence

For a single update, the DACx0501 requires a start condition, a valid I^2C address byte, a command byte, and two data bytes: the most significant data byte (MSDB), and least significant data byte (LSDB), as listed in $\frac{1}{5}$ 8-1.

表 8-1. Update Sequence

MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK
Add	ress (A) l	byte		Co	mmand b	yte			MSDB				LSDB		
С	DB [32:24	.]			DB [23:16	6]		DB [15:8]			DB [7:0]				

After each byte is received, the DACx0501 acknowledge the byte by pulling the SDA line low during the high period of a single clock pulse, as shown in 🗵 8-7. These four bytes and acknowledge cycles make up the 36 clock cycles required for a single update to occur. A valid I²C address byte selects the DACx0501 devices.




図 8-7. I²C Bus Protocol

The command byte sets the operational mode of the selected DACx0501 device. When the operational mode is selected by this byte, the DACx0501 must receive two data bytes, the most significant data byte (MSDB) and least significant data byte (LSDB), for a data update to occur. The DACx0501 devices perform an update on the falling edge of the acknowledge signal that follows the LSDB.

When using fast mode (clock = 400 kHz), the maximum DAC update rate is limited to 11.11 kSPS. Using the fast-mode plus (clock = 1 MHz), the maximum DAC update rate is limited to 27.77 kSPS. When a stop condition is received, the DACx0501 release the I²C bus and await a new start condition.

8.5.1.2.2.1 Address Byte

表 8-2 shows that the address byte is the first byte received following the START condition from the controller device. The first four bits (MSBs) of the address are factory preset to 1001. The next three bits of the address are controlled by the A0 pin. The A0 pin input can be connected to VDD, AGND, SCL, or SDA. The A0 pin is sampled during the first byte of each data frame to determine the address. The device latches the value of the address pin, and consequently, responds to that particular address according to 表 8-3.

表 8-2. DACx0501 Address Byte

ADDRESS TYPE				MSB				LSB
ADDRESS TIFE	AD6	AD5	AD4	AD3	AD2	AD1	AD0	R/W
General address	1	0	0	1	See 表 8-3	(target addre	ess column)	0 or 1

表 8-3. Address Format

TARGET ADDRESS	A0 PIN
1001 000	AGND
1001 001	VDD
1001 010	SDA
1001 011	SCL

8.5.1.2.2.2 Command Byte

The DACx0501 command byte (shown in 表 8-4) controls which command is executed and which register is being accessed when writing to or reading from the DACx0501 series.

表 8-4. DACx0501 Command Byte

B22	B21	B20	B19	B18	B17	B16	REGISTER
0	0	0	0	0	0	0	NOOP
0	0	0	0	0	0	1	DEVID
0	0	0	0	0	1	0	SYNC
0	0	0	0	0	1	1	CONFIG
0	0	0	0	1	0	0	GAIN
0	0	0	0	1	0	1	TRIGGER
0	0	0	0	1	1	1	STATUS
0	0	0	1	0	0	0	DAC DATA
	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0	0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 1 0 1 0 0 0 0 1 1 1



English Data Sheet: SBAS794

8.5.1.2.2.3 Data Byte (MSDB and LSDB)

The MSDB and LSDB contain the data that are passed to the register or registers specified by the command byte, as shown in 表 8-5. The DACx0501 update at the falling edge of the acknowledge signal that follows the LSDB[0] bit.

表 8-5. DACx0501 Data Byte

		СОММА	ND DIT	·c								ı	DATA BITS							
REGISTER		JOIVIIVIA	וום טאו	3		NOOP					LSDB									
	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	В0
NOOP	0	0	0	0									NOOP				•			
DEVID	0	0	0	1	0	RES	SOLUT	ION	0	0	1	0	RSTSEL	0	0	1	0	1	0	1
SYNC	0	0	1	0		RESERVED						DAC_SYNC_EN								
CONFIG	0	0	1	1			RE	SERV	ED			REF-PWDWN			RE	SERVED				DAC_PWDWN
GAIN	0	1	0	0			RE	SERV	ED			REF-DIV			RE	SERVED				BUF-GAIN
TRIGGER	0	1	0	1									-			LDAC		SC	FT-RE	SET [3:0]
STATUS	0	1	1	1		RESERVED						REF-ALARM								
DAC DATA	1	0	0	0			DAC-DATA [15:0] for 16-bit, DAC-DATA [13:0] for 14-bit, DAC-DATA [11:0] for 12-bit, left aligned													

30 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated



8.6 Register Map

表 8-7. Register Map

OFFSET	REGISTER NAME	REGISTER DESCRIPTION	SECTION
0h	NOOP	No operation	NOOP Register
1h	DEVID	Device identification	DEVID Register
2h	SYNC	Synchronization	SYNC Register
3h	CONFIG	Configuration	CONFIG Register
4h	GAIN	Gain	GAIN Register
5h	TRIGGER	Trigger	TRIGGER Register
7h	STATUS	Status	STATUS Register
8h	DAC	Digital-to-analog converter	DAC Register

NOOP Register (offset = 0h) [reset = 0000h]

図 8-8. NOOP Register




表 8-8. NOOP Register Field Descriptions

Bit	Field Type Reset		Reset	Description
15-0	No operation	W	0h	No Operation command

DEVID Register (offset = 1h) [reset = 0115h for DAC80501Z, reset = 1115h for DAC70501Z, reset = 2115h for DAC60501Z, reset = 0195h for DAC80501M, reset = 1195h for DAC70501M, or reset = 2195h for DAC60501M]

図 8-9. DEVID Register

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	RE	SOLUTI	ON	0	0	0	1	RSTSEL	0	0	1	0	1	0	1
R	-0h	,	(DAC80 DAC705 (DAC60	601) or	R-0h	R-0h	R-0h	R-1h	R-0h (DACx0501Z) or 1h (DACx0501M)	R-0h	R-0h	R-1h	R-0h	R-1h	R-0h	R-1h

表 8-9. DEVID Register Field Descriptions

	20 0. 22. 1. 10 a 2000. p. 10 10										
Bit	Field	Туре	Reset	Description							
15	RESERVED	R	0h	RESERVED							
14-12	RESOLUTION	R	000b for DAC80501 001b for DAC70501 010b for DAC60501	DAC Resolution: 000b (DAC80501 16-bit) 001b (DAC70501 14-bit) 010b (DAC60501 12-bit)							
11-8	RESERVED	R	1h	RESERVED							
7	RSTSEL	R	0h for DACx0501Z 1h for DACx0501M	DAC Power on Reset: 0h (DACx0501Z reset to zero scale) 1h (DACx0501M reset to midscale)							
6-0	RESERVED	R	15h	RESERVED							

SYNC Register (offset = 2h) [reset = 0000h]

図 8-10. SYNC Register




表 8-10. SYNC Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-1	RESERVED	RW	0h	RESERVED
0	DAC_SYNC_EN	RW		When set to 1, the DAC output is set to update in response to an LDAC trigger (synchronous mode). When cleared to 0 ,the DAC output is set to update immediately (asynchronous mode), default.

CONFIG Register (offset = 3h) [reset = 0000h]

図 8-11. CONFIG Register

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī			RE	SERVE	ED			REF_PWDWN			RI	SERVI	ΞD			DAC_PWDWN
				R/W-0h				R/W-0h				R/W-0h				R/W-0h

表 8-11. CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-9	RESERVED	RW	0h	RESERVED
8	REF_PWDWN	RW	0h	When set to 1, this bit disables the device internal reference.
7-1	RESERVED	RW	0h	RESERVED
0	DAC_PWDWN	RW	1	When set to 1, the DAC in power-down mode and the DAC output is connected to GND through a 1-k Ω internal resistor.



GAIN Register (offset = 4h) [reset = 0001h]

図 8-12. GAIN Register

5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RE	SERVE	D			REF-DIV			RI	ESERVE	D			BUFF-GAIN
R/W-0h R					R/W-0h				R/W-0h				R/W-1h		

表 8-12. GAIN Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-9	RESERVED	RW	0h	RESERVED
8	REF-DIV	RW	Oh	The reference voltage to the device (either from the internal or external reference) can be divided by a factor of two by setting the REF-DIV bit to 1. Make sure to configure REF-DIV so that there is sufficient headroom from VDD to the DAC operating reference voltage. Improper configuration of the reference divider triggers a reference alarm condition. In the case of an alarm condition, the reference buffer is shut down, and all the DAC outputs go to 0 V. The DAC data registers are unaffected by the alarm condition, and thus enable the DAC output to return to normal operation after the reference divider is configured correctly. When REF-DIV set to 1, the reference voltage is internally divided by a factor of 2. When REF-DIV is cleared to 0, the reference voltage is unaffected.
7-1	RESERVED	RW	0h	RESERVED
0	BUFF-GAIN	RW	1h	When set to 1, the buffer amplifier for corresponding DAC has a gain of 2. When cleared to 0, the buffer amplifier for corresponding DAC has a gain of 1.

TRIGGER Register (offset = 5h) [reset = 0000h]

図 8-13. TRIGGER Register




表 8-13. TRIGGER Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-5	RESERVED	RW	0h	RESERVED
4	LDAC	W	0h	Set this bit to 1 to synchronously load the DAC in synchronous mode, This bit is self resetting.
3-0	SOFT-RESET [3:0]	W	0h	When set to the reserved code of 1010, this bit resets the device to the default state. These bits are self resetting.



STATUS Register (offset = 7h) [reset = 0000h]

図 8-14. STATUS Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RESERVED									REF-ALARM					
R/W-0h										R-0h					

表 8-14. STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-1	RESERVED	RW	0h	RESERVED
0	REF-ALARM	R	0	REF-ALARM bit. Reads 1 when the difference between the reference and supply pins is below a minimum analog threshold. Reads 0 otherwise. When 1, the reference buffer is shut down, and the DAC outputs are all zero volts. The DAC codes are unaffected, and the DAC output returns to normal when the difference is above the analog threshold.

DAC Register (offset = 8h) [reset = 0000h for DACx0501Z or reset = 8000h for DACx0501M] 図 8-15. DAC Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DAC-DATA [15:0]														
	R/W-0000h (DACx0501Z) or 8000h (DACx0501M)														

表 8-15. DAC Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	DAC-DATA [15:0]	RW	0000h for DACx0501Z 8000h for DACx0501M	DAC data register. Data are MSB aligned in straight binary format, and use the following format: DAC80501: DATA[15:0] DAC70501: DATA[13:0], 0, 0 DAC60501: DATA[11:0], 0, 0, 0, 0



9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

Applications that incorporate analog circuits often require trimming, control, biasing, or a combination of all three. These functions require high-accuracy, simple-to-implement compact solutions. The DACx0501 family of precision DACs are an excellent choice for such applications. The DACx0501 tiny package, high resolution, and simple interface make these devices an excellent choice for applications such as offset and gain control, VCO tuning, programmable reference, and more. With the aforementioned features, this family of DACs caters to a wide range of end equipment, such as battery testers, communications equipment, factory automation and control, test and measurement, and more.

9.2 Typical Application

End equipment, such as oscilloscopes, battery test equipment, and other lab instruments require precision calibration and control signals to tune the system accuracy. Precision DACs are typically used to generate these signals. The complexity and accuracy of these systems are driving the need for multiple precision signals to be generated in the system. The common approach for generating these signal is by using a multichannel DAC. An alternative way to generate these signal is to use a single-channel DAC with a sample-and-hold circuit to produce multichannel output. Using this approach, users can generate a customized number of channels instead of using a fixed number of channels available in multichannel DACs.




図 9-1. Multichannel Sample-and-Hold Circuit



9.2.1 Design Requirements

The design requirements for this circuit are as follows:

Output range: 0-V to 5-V

Channels: 10

Output offset error: ±3-mV

9.2.2 Detailed Design Procedure

A basic sample-and-hold circuit consists of a voltage source (DAC in this case), a switch, a capacitor, and a buffer. As the name implies, this circuit has two modes of operation: *sample* and *hold*. In sample mode, the switch is closed connecting the DAC output to the hold capacitor, C_H. In hold mode, the switch opens, disconnecting the DAC output from C_H. Thus, the final output is held to the sampled value because of the charge stored on hold capacitor C_H. The output buffer is needed for delivering the required current. In a practical circuit, the switch leakage and the amplifier bias current make the capacitor drift from the stored value. Therefore, the sample-and-hold circuit must be refreshed, even if the DAC value does not change. The key design parameters of a sample-and-hold circuit are charge injection and voltage droop.

9.2.2.1 Charge Injection

During the sample-to-hold transition, a small amount of charge is injected onto the hold capacitor, mostly because of the stray capacitance of the switch that creates small level changes when transitioning between states. The resulting dc offset is typically referred to as pedestal error. This error contributes to the offset error of the system. The pedestal error, ΔV_{OUT} , is the measured offset voltage resulting from charge injection when the switch transitions to hold state. ΔV_{OUT} is related to charge injection through $\vec{\pm}$ 2.

$$\Delta V_{OUT} = \frac{Q}{C}$$
 (2)

where

- Q is the injected charge coulombs.
- C is the value of the hold capacitor in farads.

In most solid-state switch data sheets, charge injection is graphed with respect to supply voltage, analog input, or temperature. A charge injection value of 3 pC is typical in many solid-state switches under the conditions: 25°C, 5-V supply, and 0-V analog input.

9.2.2.2 Voltage Droop

In hold mode, the voltage across C_H that usually remains constant suffers a droop because of the leakage resistance of the switch and the amplifier bias current. A simplified equation for calculating the voltage droop is given by ± 3

$$\frac{\Delta V}{\Delta t} = \frac{\left(I_{LEAK} + I_{BIAS}\right)}{C} \tag{3}$$

where

- I_{LEAK} is the leakage current through the switch in amperes.
- I_{BIAS} is the bias current of the amplifier in amperes.
- · C is the value of the hold capacitance in farads.

9.2.2.3 Output Offset Error

The output offset error of a sample-and-hold channel is the cumulative error contributed by the DAC offset error, amplifier offset error, and sample-and-hold pedestal error due to charge injection. The amplifier offset error can be made negligible by choosing a low-offset amplifier, such as the OPA4317. The OPA4317 has a maximum offset error of 0.1 mV. The DAC80501 has a maximum offset error of ± 1.5 mV. Thus, to achieve a total offset error less than ± 3 mV, limit the offset error contributed by the sample-and-hold circuit to ± 1.5 mV.

Considering the bias current of 300 pA in the OPA4317, and a typical switch leakage current of 1 nA, a 2-nF hold capacitor results in a droop rate of 0.65 V/s. When the sample-and-hold circuit refreshes at a rate of more than 100 μ s, the voltage droop is 65 μ V. This small offset error can be ignored for the simplicity of calculation. Thus, the only contributor to the sample-and-hold offset error is the pedestal error. For a charge injection of 3 pC and a pedestal error of 1.5 mV, the value of the hold capacitor is calculated as 2 nF, according to \pm 2. A capacitive load of 2 nF can be handled by the DAC80501. The switch-on resistance and optional series resistance R_S further helps in the stability of the DAC output amplifier. R_S can be omitted for better settling time.

9.2.2.4 Switch Selection

The switch in the design must feature low on-state resistance and low off leakage, and must conduct rail-to-rail analog signals. Very low charge injection is also a primary factor for selecting the switch. The TS12A4515 are single pole and single throw (SPST), low-voltage, single-supply CMOS analog switches with $20-\Omega$ on-state resistance, 3 pC of charge-injection (5-V supply), and an off-Leakage current value of 1 nA.

9.2.2.5 Amplifier Selection

The key parameters for the amplifier in this system are low offset voltage and low input bias current. The OPA4317 is a quad amplifier that has a max offset voltage of 100 μ V and a max bias current of 300 pA. As a result of the quad package, less board area is used.

9.2.2.6 Hold Capacitor Selection

Use a hold capacitor that has high insulation resistance, low temperature coefficient, and low dielectric absorption. Low temperature coefficient NP0/C0G ceramic capacitors are a great choice for this purpose. As calculated in ± 2 , a 2-nF capacitor provides a total offset error of ± 3 mV per channel.

9.2.3 Application Curves




図 9-2. Sample-and-Hold Pedestal Error With 3-pC Charge Injection

English Data Sheet: SBAS794

9.3 Power Supply Recommendations

The DACx0501 operate within the specified VDD supply range of 2.7 V to 5.5 V. The DACx0501 do not require specific supply sequencing.

The VDD supply must be well regulated and low noise. Switching power supplies and DC/DC converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components create similar high-frequency spikes. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. To further minimize noise from the power supply, include a 1- μ F to 10- μ F capacitor and 0.1- μ F bypass capacitor. The current consumption on the VDD pin, the short-circuit current limit, and the load current for the device is listed in 2000 7.5. The power supply must meet the aforementioned current requirements.

9.4 Layout

9.4.1 Layout Guidelines

A precision analog component requires careful layout. The following list provides some insight into good layout practices.

- Bypass the VDD to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 0.1-µF to 0.22-µF ceramic capacitor, with a X7R or NP0 dielectric.
- Place power supplies and REF bypass capacitors close to the pins to minimize inductance and optimize performance.
- Use a high-quality, ceramic-type NP0 or X7R for optimal performance across temperature, and a very low dissipation factor.
- The digital and analog sections must have proper placement with respect to the digital pins and analog pins
 of the DACx0501 devices. The separation of analog and digital blocks minimizes coupling into neighboring
 blocks, as well as interaction between analog and digital return currents.

9.4.2 Layout Example




図 9-3. Layout Example

English Data Sheet: SBAS794



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following: Texas Instruments, DAC80501EVM user's guide

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。 TI の使用条件を参照してください。

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

English Data Sheet: SBAS794

www.ti.com

17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
DAC60501MDGSR	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	651M
DAC60501MDGSR.A	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	651M
DAC60501MDGSR.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	651M
DAC60501MDGST	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	651M
DAC60501MDGST.A	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	651M
DAC60501MDGST.B	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	651M
DAC60501MDQFR	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651M
DAC60501MDQFR.A	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651M
DAC60501MDQFR.B	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651M
DAC60501MDQFT	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651M
DAC60501MDQFT.A	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651M
DAC60501MDQFT.B	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651M
DAC60501ZDGSR	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	651Z
DAC60501ZDGSR.A	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	651Z
DAC60501ZDGSR.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	651Z
DAC60501ZDGST	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	651Z
DAC60501ZDGST.A	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	651Z
DAC60501ZDGST.B	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	651Z
DAC60501ZDQFR	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651Z
DAC60501ZDQFR.A	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651Z
DAC60501ZDQFR.B	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651Z
DAC60501ZDQFT	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651Z
DAC60501ZDQFT.A	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651Z
DAC60501ZDQFT.B	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	651Z
DAC70501MDGSR	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	751M
DAC70501MDGSR.A	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	751M
DAC70501MDGSR.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	751M
DAC70501MDGST	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	751M
DAC70501MDGST.A	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	751M





17-Jun-2025 www.ti.com

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
DAC70501MDGST.B	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	751M
DAC70501MDQFR	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751M
DAC70501MDQFR.A	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751M
DAC70501MDQFR.B	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751M
DAC70501MDQFT	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751M
DAC70501MDQFT.A	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751M
DAC70501MDQFT.B	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751M
DAC70501ZDGSR	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	751Z
DAC70501ZDGSR.A	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	751Z
DAC70501ZDGSR.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	751Z
DAC70501ZDGST	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	751Z
DAC70501ZDGST.A	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	751Z
DAC70501ZDGST.B	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	751Z
DAC70501ZDQFR	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751Z
DAC70501ZDQFR.A	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751Z
DAC70501ZDQFR.B	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751Z
DAC70501ZDQFT	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751Z
DAC70501ZDQFT.A	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751Z
DAC70501ZDQFT.B	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	751Z
DAC80501MDGSR	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	851M
DAC80501MDGSR.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	851M
DAC80501MDGST	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	851M
DAC80501MDGST.B	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	851M
DAC80501MDQFR	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851M
DAC80501MDQFR.B	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851M
DAC80501MDQFRG4	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851M
DAC80501MDQFRG4.B	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851M
DAC80501MDQFT	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851M
DAC80501MDQFT.B	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851M
DAC80501ZDGSR	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	851Z
DAC80501ZDGSR.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	851Z



17-Jun-2025



www.ti.com

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow	Peak reflow	
						(4)	(5)		
DAC80501ZDGST	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	851Z
DAC80501ZDGST.B	Active	Production	VSSOP (DGS) 10	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	851Z
DAC80501ZDQFR	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851Z
DAC80501ZDQFR.B	Active	Production	WSON (DQF) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851Z
DAC80501ZDQFT	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851Z
DAC80501ZDQFT.B	Active	Production	WSON (DQF) 8	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	851Z

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com 18-Jun-2025


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC60501MDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
DAC60501MDGST	VSSOP	DGS	10	250	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
DAC60501MDQFR	WSON	DQF	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC60501MDQFT	WSON	DQF	8	250	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC60501ZDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
DAC60501ZDGST	VSSOP	DGS	10	250	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
DAC60501ZDQFR	WSON	DQF	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC60501ZDQFT	WSON	DQF	8	250	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC70501MDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
DAC70501MDGST	VSSOP	DGS	10	250	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
DAC70501MDQFR	WSON	DQF	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC70501MDQFT	WSON	DQF	8	250	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC70501ZDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
DAC70501ZDGST	VSSOP	DGS	10	250	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
DAC70501ZDQFR	WSON	DQF	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC70501ZDQFT	WSON	DQF	8	250	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2




PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC80501MDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
DAC80501MDGST	VSSOP	DGS	10	250	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
DAC80501MDQFR	WSON	DQF	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC80501MDQFRG4	WSON	DQF	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC80501MDQFT	WSON	DQF	8	250	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC80501ZDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
DAC80501ZDGST	VSSOP	DGS	10	250	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
DAC80501ZDQFR	WSON	DQF	8	3000	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
DAC80501ZDQFT	WSON	DQF	8	250	180.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2



www.ti.com 18-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC60501MDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
DAC60501MDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
DAC60501MDQFR	WSON	DQF	8	3000	213.0	191.0	35.0
DAC60501MDQFT	WSON	DQF	8	250	213.0	191.0	35.0
DAC60501ZDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
DAC60501ZDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
DAC60501ZDQFR	WSON	DQF	8	3000	213.0	191.0	35.0
DAC60501ZDQFT	WSON	DQF	8	250	213.0	191.0	35.0
DAC70501MDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
DAC70501MDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
DAC70501MDQFR	WSON	DQF	8	3000	213.0	191.0	35.0
DAC70501MDQFT	WSON	DQF	8	250	213.0	191.0	35.0
DAC70501ZDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
DAC70501ZDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
DAC70501ZDQFR	WSON	DQF	8	3000	213.0	191.0	35.0
DAC70501ZDQFT	WSON	DQF	8	250	213.0	191.0	35.0
DAC80501MDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
DAC80501MDGST	VSSOP	DGS	10	250	366.0	364.0	50.0




PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC80501MDQFR	WSON	DQF	8	3000	213.0	191.0	35.0
DAC80501MDQFRG4	WSON	DQF	8	3000	213.0	191.0	35.0
DAC80501MDQFT	WSON	DQF	8	250	213.0	191.0	35.0
DAC80501ZDGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
DAC80501ZDGST	VSSOP	DGS	10	250	366.0	364.0	50.0
DAC80501ZDQFR	WSON	DQF	8	3000	213.0	191.0	35.0
DAC80501ZDQFT	WSON	DQF	8	250	213.0	191.0	35.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated