





Software





DAC80502, DAC70502, DAC60502

JAJSI90A - NOVEMBER 2019 - REVISED APRIL 2020

DACx0502 高精度の基準電圧を内蔵した デュアル 16 ビット、14 ビット、12 ビット、1LSB INL の電圧出力 DAC

1 特長

Texas

INSTRUMENTS

- 16 ビット性能:1LSB INL および DNL (最大値)
- 低グリッチ電力:4nV-s
- 広い電源電圧範囲:2.7V~5.5V
- バッファ付き出力範囲:5V、2.5V、1.25V
- 低消費電力:5.5V で1mA/チャネル
- 5ppm/℃ (最大値)、2.5V の高精度基準電圧を内蔵
- シリアル・インターフェイスをピンで選択可能 - 3 線式、SPI 互換 (最高 50MHz) - 2 線式、I²C 互換
- パワー・オン・リセット:ゼロ・スケールまたは 中間スケール
- VDD = 5.5V で 1.62V VIH
- 温度範囲:-40℃~+125℃
- パッケージ:小型の 10 ピン WSON ٠

アプリケーション 2

- オシロスコープ (DSO)
- バッテリ試験装置
- 半導体試験装置
- データ・アクイジション (DAQ)
- LCD テスト
- スモール・セル基地局
- アナログ出力モジュール
- プロセス分析 (pH、ガス、濃度、カ、湿度)
- DC 電源、AC 電源、電子負荷

3 概要

16 ビット DAC80502、14 ビット DAC70502、12 ビット DAC60502 (DACx0502) デジタル / アナログ・コンバータ (DAC)は、電圧出力を備えた高精度低消費電力デバイス です。

DACx0502 は 1 LSB 未満の直線性誤差を実現していま す。高精度でありかつパッケージが小型であるため、 DACx0502 はゲインおよびオフセット較正、電流または電 圧設定点生成、電源制御などのアプリケーションに非常に 適しています。これらのデバイスは、2.5V、5ppm/℃の内 部基準電圧を内蔵しており、フルスケール出力電圧範囲 を 1.25V、2.5V、5V のいずれかに選択できます。 DACx0502 にはパワー・オン・リセット回路が組み込まれ ており、RSTSEL ピンのステータスに応じて DAC 出力が ゼロ・スケールまたは中間スケールで起動し、デバイスに 有効なコードが書き込まれるまでそのスケールにとどまるよ うに確実に制御されます。

製品情報⁽¹⁾

型番	パッケージ	本体サイズ(公称)			
DAC80502					
DAC70502	WSON (10)	2.50mm×2.50mm			
DAC60502	† 				

(1) 利用可能なすべてのパッケージについては、このデータシートの末 尾にあるパッケージ・オプションについての付録を参照してくださ 12



機能ブロック図

DAC80502, DAC70502, DAC60502

JAJSI90A - NOVEMBER 2019-REVISED APRIL 2020



1	特長	
2	アプ	リケーション1
3	概要	·
4	改訂	'履歴2
5	概要	〔(続き)3
6	Dev	ice Comparison Table 4
7	Pin	Configuration and Functions 4
8	Spe	cifications
	8.1	Absolute Maximum Ratings 5
	8.2	ESD Ratings 5
	8.3	Recommended Operating Conditions 5
	8.4	Thermal Information 6
	8.5	Electrical Characteristics 6
	8.6	Timing Requirements : SPI Mode 10
	8.7	Timing Requirements : I ² C Standard Mode 10
	8.8	Timing Requirements : I ² C Fast Mode 10
	8.9	Timing Requirements : I ² C Fast-Mode Plus 11
	8.10	Typical Characteristics 12
9	Deta	ailed Description 21
	9.1	Overview 21
	9.2	Functional Block Diagram 21
	9.3	Feature Description 21

	9.4	Device Functional Modes	. 23
	9.5	Programming	. 24
	9.6	Register Maps	. 30
10	Арр	lication and Implementation	35
	10.1	Application Information	. 35
	10.2	Typical Application	. 35
	10.3	System Examples	. 37
	10.4	What To Do and What Not To Do	. 38
	10.5	Initialization Setup	. 38
11	Pow	er Supply Recommendations	39
12	Layo	out	39
	12.1	Layout Guidelines	. 39
	12.2	Layout Example	. 39
13	デバ	イスおよびドキュメントのサポート	40
	13.1	ドキュメントのサポート	. 40
	13.2	関連リンク	. 40
	13.3	ドキュメントの更新通知を受け取る方法	. 40
	13.4	サポート・リソース	. 40
	13.5	商標	. 40
	13.6	静電気放電に関する注意事項	. 40
	13.7	Glossary	. 40
14	メカニ	ニカル、パッケージ、および注文情報	40

4 改訂履歴

2019年11月発行のものから更新

• デバイスを事前情報 (プレビュー) から量産データ (アクティブ) に 変更......1

2



www.tij.co.jp

Page



5 概要(続き)

DACx0502 のデジタル・インターフェイスは、SPI2C ピンを使用して SPI または I²C モードに構成できます。SPI モードの 場合、DACx0502 は最高 50MHz のクロック・レートで動作する汎用 3 線式シリアル・インターフェイスを使用します。 I^2 C モードの場合、DACx0502 は Standard (100kbps)、Fast (400kbps)、Fast+ (1.0Mbps) モードで動作します。

6 Device Comparison Table

DEVICE	RESOLUTION	REFERENCE
DAC80502	16-bit	Internal (default) or external
DAC70502	14-bit	Internal (default) or external
DAC60502	12-bit	Internal (default) or external

7 Pin Configuration and Functions



Pin Functions

PIN		TYDE	DESCRIPTION	
NAME	NO.	TIPE	DESCRIPTION	
AGND	4	Ground	Ground reference point for all circuitry on the device	
RSTSEL	3	Input	Reset select pin. DACs power up to zero scale if RSTSEL = AGND. DACs power up to midscale if RSTSEL = VDD	
SCLK/SCL	6	Input	Serial interface clock. SPI or I ² C mode.	
SDIN/SDA	8	Input/Output	SPI mode: Serial interface data input. Data are clocked into the input shift register on each falling edge of the SCLK pin. I ² C mode: Data are clocked into or out of the input register. This pin is a bidirectional, SDA drain data line that must be connected to the supply voltage with an external pull-up resistor.	
SPI2C	5	Input	Interface select pin. The SPI2C pin must be kept static after device powers up. If SPI2C = 0, the digital interface is in SPI mode If SPI2C = 1, the digital interface is in I^2C mode	
SYNC/A0	7	Input	SPI mode: Active low serial data enable. This input is the frame-synchronization signal for the serial data. When the signal goes low, the serial interface input shift register is enabled. I ² C mode: Four-state address input.	
VDD	1	Power	Analog supply voltage (2.7 V to 5.5 V)	
VOUTA	2	Output	Analog output voltage from DAC A	
VOUTB	9	Output	Analog output voltage from DAC B	
VREFIO	10	Input/Output	When using the internal reference, this pin is the reference output voltage pin (default). When operating with an external reference, this pin is the reference input to the device.	



8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage	VDD to AGND	-0.3	6	
	VREFIO to AGND	-0.3	VDD + 0.3	V
	Digital input(s) to AGND	-0.3	VDD + 0.3	
Output voltage	VOUTx to AGND	-0.3	VDD + 0.3	V
Input current	Current into any pin	-10	10	mA
Temperature	Junction temperature (T _J)	-40	150	*0
	Storage temperature (T _{sto})	-65	150	-C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
POWER SUPPLY				
VDD to AGND	Positive supply voltage to ground	2.7	5.5	V
DIGITAL INPUTS				
VIH	Input high voltage	1.62		V
VIL	Input low voltage		0.45	V
REFERENCE INPUT	·			
VREFIO to AGND	2.7 V \leq VDD < 3.3 V, reference divider disabled (REF-DIV bit = 0)	1.2	0.5 × (VDD – 0.2)	V
VREFIO to AGND	2.7 V \leq VDD < 3.3 V, reference divider enabled (REF-DIV bit = 1)	2.4	(VDD – 0.2)	V
VREFIO to AGND	3.3 V \leq VDD \leq 5.5 V, reference divider disabled (REF-DIV bit = 0)	1.2	0.5 × VDD	V
VREFIO to AGND	3.3 V \leq VDD \leq 5.5 V, reference divider enabled (REF-DIV bit = 1)	2.4	VDD	V
TEMPERATURE				
T _A	Operating temperature	-40	125	°C

DAC80502, DAC70502, DAC60502

JAJSI90A - NOVEMBER 2019-REVISED APRIL 2020

www.ti.com

STRUMENTS

EXAS

8.4 Thermal Information

		DACx0502	
	THERMAL METRIC ⁽¹⁾	DRX (WSON)	UNIT
		10 PINS	
$R_{ heta JA}$	Junction-to-ambient thermal resistance	99.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	49.9	°C/W
$R_{ heta JB}$	Junction-to-board thermal resistance	35.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	35.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

8.5 Electrical Characteristics

all minimum and maximum values at $T_A = -40^{\circ}$ C to +125°C and all typcal values at $T_A = 25^{\circ}$ C, 2.7 V \leq VDD \leq 5.5 V, external or internal VREFIO = 1.25 V to 5.5 V, R_{LOAD} = 2 k Ω to AGND, C_{LOAD} = 200 pF to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	PERFORMANCE		i			
		DAC80502	16			
	Resolution	DAC70502	14			Bits
		DAC60502	12			
INL	Integral nonlinearity ⁽¹⁾		-1		1	LSB
DNL	Differential nonlinearity ⁽¹⁾		-1		1	LSB
TUE	Total unadjusted error ⁽¹⁾		-0.1	0.04	0.1	%FSR
	Zero code error ⁽¹⁾	DAC loaded with zero scale code	-1.5	0.5	1.5	mV
	Zero code error temperature coefficient ⁽¹⁾			±2		µV/°C
	Offset error ⁽¹⁾		-1.5	0.5	1.5	mV
	Offset error temperature coefficient ⁽¹⁾			±2		µV/°C
	Gain error ⁽¹⁾		-0.1	0.04	0.1	%FSR
	Gain error temperature coefficient ⁽¹⁾			±1		ppm FSR/°C
	Full-scale error ⁽¹⁾		-0.1	0.04	0.1	%FSR
	Full-scale error temperature coefficient ⁽¹⁾			±2		ppm FSR/°C

(1) End point fit between code 256 to code 64,511 for 16-bit, code 64 to code 16,127 for 14-bit, code 16 to code 4031 for 12-bit, DAC output unloaded, performance under resistive and capacitive load conditions are specified by design and characterization, DAC output range ≥ 2.5 V.



Electrical Characteristics (continued)

all minimum and maximum values at $T_A = -40^{\circ}$ C to +125°C and all typcal values at $T_A = 25^{\circ}$ C, 2.7 V \leq VDD \leq 5.5 V, external or internal VREFIO = 1.25 V to 5.5 V, R_{LOAD} = 2 k Ω to AGND, C_{LOAD} = 200 pF to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OUTPUT	CHARACTERISTICS						
		BUFF-GAIN bit set to 1, REF-DIV bit set to 0	0		2 × VREFIO		
Vo	Output voltage	BUFF-GAIN bit set to 1, REF-DIV bit set to 1	0		VREFIO	V	
		BUFF-GAIN bit set to 0, REF-DIV bit set to 1	0		0.5 × VREFIO		
P	Resistive load ⁽²⁾	VDD = 2.7 V	0.25			۲O	
LOAD		VDD = 5.5 V	0.5			K32	
CLOUD	Capacitive load ⁽²⁾	R _{LOAD} = infinite			2	nF	
OLOAD		$R_{LOAD} = 2 \ k\Omega$			10		
	Load regulation	DAC at midscale, $-10 \text{ mA} \le I_{OUT} \le 10 \text{ mA}$		80		μV/mA	
	Short circuit current	Full scale output shorted to AGND (per channel)		30		mA	
		Zero output shorted to VDD (per channel)		30			
	Output voltage headroom	to VDD, DAC at full code, I _{OUT} = 10 mA (sourcing)	0.3	0.1		V	
	Output voltage footroom	to AGND, DAC at zero code, I _{OUT} = 10 mA (sinking)	0.3			V	
		DAC at midscale		0.1			
Zo	DC small signal output impedance	DAC at code 256		10		Ω	
		DAC at code 65279		10			
	Power supply rejection ratio (DC)	DAC at midscale; VDD = 5 V \pm 10%		0.15		mV/V	
	Output voltage drift vs time	T _A = 35°C, VOUT = midscale, 1900 hr		20		ppm of FSR	
VOLTAGE	REFERENCE INPUT						
Z _{VREFIO}	Reference input impedance (VREFIO)			100		kΩ	
C _{VREFIO}	Reference input capacitance (VREFIO)			5		pF	
VOLTAGE	REFERENCE OUTPUT						
	Output (initial accuracy)	$T_A = 25^{\circ}C$	2.4975		2.5025	V	
	Output drift	DAC80502			5	nnm/°C	
		DAC70502, DAC60502			10	ppin/ C	
	Output impedance			0.1		Ω	
	Output noise	0.1 Hz to 10 Hz		14		μV_{PP}	
	Output noise density	Measured at 10 kHz, reference load = 10 nF		140		nV/√Hz	
	Load current			±5		mA	
	Load regulation	Sourcing and sinking		90		µV/mA	
	Line regulation			20		μV/V	
	Output voltage drift vs time	T _A = 35°C, 1900 hr		20		μV	
	Thermal hysteresis	1st cycle		480		ppm	
		Additional cycle		25		ppm	

(2) Not production tested.

Electrical Characteristics (continued)

all minimum and maximum values at $T_A = -40^{\circ}$ C to +125°C and all typcal values at $T_A = 25^{\circ}$ C, 2.7 V \leq VDD \leq 5.5 V, external or internal VREFIO = 1.25 V to 5.5 V, R_{LOAD} = 2 k Ω to AGND, C_{LOAD} = 200 pF to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
DYNAMIC	PERFORMANCE					
	Output voltogo pottling time (3)	$\frac{1}{1}$ to $\frac{3}{4}$ scale and $\frac{3}{4}$ to $\frac{1}{4}$ scale settling to ±2 LSB, VDD = 5.5 V, VREFIO = 2.5 V		5		
t _s	Output voltage settling time (*)	10-mV settling to ±2 LSB, VDD = 5.5 V, VREFIO = 2.5 V		3		μs
	Slew rate ⁽³⁾	VDD = 5.5 V, VREFIO = 2.5 V		2		V/µs
	Power on glitch magnitude	C _{LOAD} = 50 pF		200		mV
N	Quitaut aging (3)	0.1 Hz to 10 Hz, DAC at midscale, VDD = 5.5 V, external VREFIO = 2.5 V		14		μV _{PP}
۷n	Output hoise ??	100-kHz Bandwidth, DAC at midscale, VDD = 5.5 V, external VREFIO = 2.5 V		23		μVrms
		Measured at 1 kHz, DAC at midscale, VDD = 5.5 V, external VREFIO = 2.5 V, gain = 2X (BUFF-GAIN bit = 1)		78		
V	Output noise density	Measured at 10 kHz, DAC at midscale, VDD = 5.5 V, external VREFIO = 2.5 V, gain = 2X (BUFF-GAIN bit = 1)		74		
vn		Measured at 1 kHz, DAC at full scale, VDD = 2.7 V, external VREFIO = 2.5 V, gain = 1X (BUFF-GAIN bit = 0)		55		IIV/ VHZ
		Measured at 10 kHz, DAC at full scale, VDD = 2.7 V, external VREFIO = 2.5 V, gain = 1X (BUFF-GAIN bit = 0)		50		
SFDR	Spurious free dynamic range	1-kHz sinusiod at DAC output, DAC updated at 500 kHz, include up to 7th harmonics, no filter on DAC output		70		dB
THD	Total harmonic distortion	1-kHz sinusiod at DAC output, DAC updated at 500 kHz, include up to 7th harmonics, no filter on DAC output		70		dB
	Power supply rejection ratio (ac)	200-mV, 50-Hz to 60-Hz sine wave on VDD, DAC at midscale.		85		dB
	Code change glitch impulse	Midcode ±1 LSB (including feedthrough)		4		nV-s
	Code change glitch magnitude	Midcode ±1 LSB (including feedthrough) gain = 1X (BUFF-GAIN bit = 0)		7.5		mV
	Channel to channel ac crosstalk	Full scale swing on adjacent channel, measured channel at midscale		4		nV-s
	Channel to channel dc crosstalk	Full scale swing on adjacent channel, measured channel at midscale		1		LSB
	Digital feedthrough	At SCLK = 1 MHz, DAC output at midscale		4		nV-s
DIGITAL	INPUTS					
	Hysteresis voltage			0.4		V
	Input current		-5		5	μA
	Pin capacitance	Per pin		10		pF

(3) Output buffer in gain = 2X setting (BUFF-GAIN bit = 1).



Electrical Characteristics (continued)

all minimum and maximum values at $T_A = -40^{\circ}$ C to +125°C and all typcal values at $T_A = 25^{\circ}$ C, 2.7 V \leq VDD \leq 5.5 V, external or internal VREFIO = 1.25 V to 5.5 V, R_{LOAD} = 2 k Ω to AGND, C_{LOAD} = 200 pF to AGND, and digital inputs at VDD or AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER						
		Normal mode, internal reference enabled, all DACs at full scale, SPI static		1.9	2.6	
I _{VDD}	Current flowing into VDD	Normal mode, external reference = 2.5 V, all DACs at full scale, SPI static		1.5	1.9	mA
		All DACs and Internal reference power-down		15		μA
I _{VREFIO}	Current flowing into VREFIO	0-V to 5-V range, midscale code		25		μA

JAJSI90A - NOVEMBER 2019-REVISED APRIL 2020

www.ti.com

TRUMENTS

8.6 Timing Requirements : SPI Mode

all input signals are specified with $t_R = t_F = 1$ ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V \leq VDD \leq 5.5 V, VIH = 1.62 V, VIL = 0.15 V, VREFIO = 1.25 V to 5.5 V, and $T_A = -40^{\circ}$ C to +125°C (unless otherwise noted)

		MIN	NOM	MAX	UNIT
f _{SCLK}	SCLK frequency			50	MHz
tSCLKHIGH	SCLK high time	9			ns
t _{SCLKLOW}	SCLK low time	9			ns
t _{SDIS}	SDIN setup	5			ns
t _{SDIH}	SDIN hold	10			ns
tSYNCS	SYNC falling edge to SCLK falling edge setup	13			ns
t _{SYNCH}	SCLK falling edge to SYNC rising edge	10			ns
t _{SYNCHIGH}	SYNC high time	160			ns
t _{SYNCIGNORE}	SCLK falling edge to SYNC ignore	15			ns
t _{DACWAIT}	Sequential DAC update wait time	1			μs

8.7 Timing Requirements : I²C Standard Mode

all input signals are specified with $t_R = t_F = 1$ ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V \leq VDD \leq 5.5 V, VIH = 1.62 V, VIL = 0.45 V, VREFIO = 1.25 V to 5.5 V, and $T_A = -40^{\circ}$ C to +125°C (unless otherwise noted)

		MIN	NOM MAX	UNIT
f _{SCLK}	SCL frequency		0.1	MHz
t _{BUF}	Bus free time between stop and start conditions	4.7		μs
t _{HDSTA}	Hold time after repeated start	4		μs
t _{SUSTA}	Repeated start setup time	4.7		μs
t _{SUSTO}	Stop condition setup time	4		μs
t _{HDDAT}	Data hold time	0		ns
t _{SUDAT}	Data setup time	250		ns
t _{LOW}	SCL clock low period	4700		ns
t _{HIGH}	SCL clock high period	4000		ns
t _R	Clock and data fall time		300	ns
t _F	Clock and data rise time		1000	ns
t _{UPDATE}	Sequential DAC update wait time	1		μs

8.8 Timing Requirements : I²C Fast Mode

all input signals are specified with $t_R = t_F = 1$ ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V \leq VDD \leq 5.5 V, VIH = 1.62 V, VIL = 0.45 V, VREFIO = 1.25 V to 5.5 V, and $T_A = -40^{\circ}$ C to +125°C (unless otherwise noted)

		MIN	NOM	MAX	UNIT
f _{SCLK}	SCL frequency			0.4	MHz
t _{BUF}	Bus free time between stop and start conditions	1.3			μs
t _{HDSTA}	Hold time after repeated start	0.6			μs
t _{SUSTA}	Repeated start setup time	0.6			μs
t _{SUSTO}	Stop condition setup time	0.6			μs
t _{HDDAT}	Data hold time	0			ns
t _{SUDAT}	Data setup time	100			ns
t _{LOW}	SCL clock low period	1300			ns
t _{HIGH}	SCL clock high period	600			ns
t _R	Clock and data fall time			300	ns
t _F	Clock and data rise time			300	ns
t _{UPDATE}	Sequential DAC update wait time	1			μs



8.9 Timing Requirements : I²C Fast-Mode Plus

all input signals are specified with $t_R = t_F = 1$ ns/V and timed from a voltage level of (VIL + VIH) / 2. 2.7 V \leq VDD \leq 5.5 V, VIH = 1.62 V, VIL = 0.45 V, VREFIO = 1.25 V to 5.5 V, and $T_A = -40^{\circ}$ C to +125°C (unless otherwise noted)

		MIN	NOM MAX	UNIT
f _{SCLK}	SCL frequency		1	MHz
t _{BUF}	Bus free time between stop and start conditions	0.5		μs
t _{HDSTA}	Hold time after repeated start	0.26		μs
t _{SUSTA}	Repeated start setup time	0.26		μs
t _{SUSTO}	Stop condition setup time	0.26		μs
t _{HDDAT}	Data hold time	0		ns
t _{SUDAT}	Data setup time	50		ns
t _{LOW}	SCL clock low period	500		ns
t _{HIGH}	SCL clock high period	260		ns
t _R	Clock and data fall time		120	ns
t _F	Clock and data rise time		120	ns
t _{UPDATE}	Sequential DAC update wait time	1		μs



図 1. SPI Mode Timing



8.10 Typical Characteristics





Typical Characteristics (continued)



Typical Characteristics (continued)





Typical Characteristics (continued)



Typical Characteristics (continued)





Typical Characteristics (continued)



Typical Characteristics (continued)





Typical Characteristics (continued)



Typical Characteristics (continued)







9 Detailed Description

9.1 Overview

The DAC80502, DAC70502, DAC60502 (DACx0502) family of devices are dual-channel, buffered voltage output, 16-bit, 14-bit, or 12-bit digital-to-analog converters (DACs), respectively. These devices include a 2.5-V, 5-ppm/°C internal reference, giving full-scale output voltage ranges of 1.25 V, 2.5 V, or 5 V. The DACx0502 devices incorporate a power-on-reset circuit that makes sure that the DAC output powers up at zero scale or midscale, depending on status of the RSTSEL pin, and remains at that scale until a valid code is written to the device.

The digital interface of the DACx0502 can be configured to SPI or I²C mode using the SPI2C pin. In SPI mode, the DACx0502 family uses a 3-wire serial interface that operates at clock rates up to 50 MHz. In I²C mode, the DACx0502 devices operate in standard (100 kbps), fast (400 kbps), and fast+ (1.0 Mbps) modes.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Digital-to-Analog Converter (DAC) Architecture

Each output channel in the DACx0502 family of devices consists of a rail-to-rail ladder architecture with an output buffer amplifier. The devices include an internal 2.5-V reference. 🛛 56 shows a block diagram of the DAC architecture.



図 56. DACx0502 DAC Block Diagram



Feature Description (continued)

9.3.1.1 DAC Transfer Function

The input data writes to the individual DAC data registers in straight binary format. After a power-on or a reset event, all DAC registers are set to zero code (RSTSEL = 0) or midscale code (RSTSEL = 1). The DAC transfer function is shown by \vec{x} 1.

$$V_{OUT} = \frac{DAC_DATA}{2^N} \times \frac{VREFIO}{DIV} \times GAIN$$

where:

- N = resolution in bits = either 12 (DAC60502), 14 (DAC70502) or 16 (DAC80502).
- DAC_DATA = decimal equivalent of the binary code that is loaded to the DAC register (address 8h), DAC_DATA ranges from 0 to 2^N 1.
- VREFIO = DAC reference voltage. Either VREFIO from the internal 2.5-V reference or VREFIO from an external reference.
- DIV = 1 (default) or 2 as set by the REF-DIV bit in the GAIN register (address 4h).
- GAIN = 1 or 2 (default) as set by the BUFF-GAIN bit for that DAC channel in the GAIN register (address 4h). (1)

9.3.1.2 DAC Register Structure

Data written to the DAC data registers are initially stored in the DAC buffer registers. The update mode of the DAC output is determined by the status of the DAC_SYNC_EN bit (address 2h).

In asynchronous mode (default, DAC_SYNC_EN = 0), a write to the DAC buffer register results in an immediate <u>update</u> of the DAC active register. In SPI mode, the DAC output (VOUTx pin) updates on the rising edge of SYNC. In I²C mode, the DAC output (VOUT pin) updates on the falling edge of SCL on the last acknowledge bit.

In synchronous mode (DAC_SYNC_EN = 1), writing to the DAC buffer register does not automatically update the DAC active register. Instead, the update occurs only after a software LDAC trigger event. A software LDAC trigger generates through the LDAC bit in the TRIGGER register (address 5h). When the host reads from a DAC buffer register, the value held in the DAC buffer register is returned (not the value held in the DAC active register).

9.3.1.3 Output Amplifier

The output buffer amplifier generates rail-to-rail voltages on the output, giving a maximum output range of 0 V to VDD. \vec{x} 1 shows that the full-scale output range of the DAC output is determined by the voltage on the VREFIO pin, the reference divider setting (DIV) as set by the REF-DIV bit (address 4h), and the gain configuration for that channel set by the corresponding BUFF-GAIN bit (address 4h).

9.3.2 Internal Reference

The DAx0502 family of devices includes a 2.5-V precision band-gap reference enabled by default. Operation from an external reference is supported by disabling the internal reference in the REF_PWDWN bit (address 3h). The internal reference is externally available at the VREFIO pin and sources up to 5 mA. For noise filtering, use a minimum 150-nF capacitor between the reference output and AGND.

The reference voltage to the device, either from the internal reference or an external one, can be divided by a factor of two by setting the REF-DIV bit (address 4h) to 1. The REF-DIV bit provides additional flexibility in setting the full-scale output range of the DAC output. Make sure to configure REF-DIV so that there is sufficient headroom from VDD to the DAC operating reference voltage, VREFIO (see 式 1). See the Recommended Operating Conditions for more information.

Improper configuration of the reference divider triggers a reference alarm condition. In this case, the reference buffer is shut down, and all the DAC outputs go to 0 V. The DAC data registers are unaffected by the alarm condition, and thus enable the DAC output to return to normal operation after the reference divider is configured correctly.

9.3.2.1 Solder Heat Reflow

A known behavior of IC reference voltage circuits is the shift induced by the soldering process. \boxtimes 54 and \boxtimes 55 show the effect of solder heat reflow for the DACx0502 internal reference.



Feature Description (continued)

9.3.3 Power-On Reset (POR)

The DACx0502 family of devices includes a power-on reset function that controls the output voltage at power up. After the VDD supply has been established, a POR event is issued. The POR causes all registers to initialize to default values, and communication with the device is valid only after a $250-\mu$ s, power-on-reset delay. The default value for all DACs is zero code if RSTSEL = 0, and midscale code if RSTSEL = 1. Each DAC channel remains at the power-up voltage until a valid command is written to a channel.

When the device powers up, a POR circuit sets the device to the default mode. The POR circuit requires specific VDD levels, as indicated in \boxtimes 57, in order to make sure that the internal capacitors discharge and reset the device on power up. In order to make sure that a POR occurs, VDD must be less than 0.7 V for at least 1 ms. When VDD drops to less than 2.2 V but remains greater than 0.7 V (shown as the undefined region), the device may or may not reset under all specified temperature and power-supply conditions. In this case, initiate a POR. When VDD remains greater than 2.2 V, a POR does not occur.



☑ 57. Threshold Levels for the VDD POR Circuit

9.3.4 Software Reset

A device software reset event is initiated by writing the reserved code 0x1010 to the SOFT-RESET bit in the TRIGGER register (address 5h). A software reset initiates a POR event.

9.4 Device Functional Modes

The DACx0502 have two modes of operation: normal and power-down.

9.4.1 Power-Down Mode

The DACx0502 output amplifiers and internal reference can be independently powered down through the CONFIG register (3h). At power up, the DAC output and the internal reference are active by default. In power-down mode, the DACs output (VOUTx pin) is internally connected to AGND through a 1-k Ω resistor.

9.5 Programming

9.5.1 Serial Interface

The DACx0502 family of devices is controlled through either a 3-wire SPI or a 2-wire I²C interface.

The type of interface is determined at device power up based on the logic level of the SPI2C pin. A logic 0 on the SPI2C pin puts the DACx0502 in SPI mode; whereas, logic 1 on SPI2C puts the DACx0502 in I²C mode. The SPI2C pin must be kept static after the device powers up.

9.5.1.1 SPI Mode

The DACx0502 digital interface is programmed to work in SPI mode when the logic level of the SPI2C pin is 0 at <u>power</u> up. $\frac{1}{5}$ 1 shows the frame format for SPI mode. In SPI mode, the DACx0502 have a 3-wire serial interface: SYNC, SCLK, and SDIN. The serial interface is compatible with SPI, QSPI, and Microwire interface standards, and most digital signal processors (DSPs). The serial interface operates at up to 50 MHz. The input shift register is 24-bits wide.

BIT	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DESC	R/W	Reg	ister	Addre	ess - (Comm	iand E	Byte	16-Bit MSB-Aligned DAC Data: DAC80502 {15:0}, DAC70502 {13:0, x, x}, DAC60502 {11:0, x, x, x, x}							x}								

表 1. SPI Mode Frame Format

Serial <u>clock</u> SCLK is a continuous or a gated clock. The first falling edge of <u>SYNC</u> starts the operation cycle. When <u>SYNC</u> is high, the SCLK and <u>SDIN</u> signals are blocked. The device internal registers are updated from the shift register on the rising edge of <u>SYNC</u>.

9.5.1.1.1 SYNC Interrupt

For SPI-mode operation, the SYNC line stays low for at least 24 falling edges of SCLK, and the addressed DAC register updates on the SYNC rising edge. However, if the SYNC line is brought high before the 24th SCLK falling edge, this event acts as an interrupt to the write sequence. The shift register resets and the write sequence is discarded. The data buffer contents and the DAC register contents do not update, and the the operating mode does not change, as shown in 🛛 58.





9.5.1.2 PC Mode

The DACx0502 digital interface is programmed to work in I^2C mode when the logic level of the SPI2C pin is 1 at power up. In I^2C mode, the DACx0502 have a 2-wire serial interface: SCL, SDA, and one address pin, A0. The I^2C bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both the SDA and SCL lines are pulled high. All the I^2C -compatible devices connect to the I^2C bus through open-drain I/O pins SDA and SCL.

The I²C specification states that the device that controls communication is called a *master*, and the devices that are controlled by the master are called *slaves*. The master device generates the SCL signal. The master device also generates special timing conditions (start condition, repeated start condition, and stop condition) on the bus to indicate the start or stop of a data transfer. Device addressing is completed by the master. The master device on an I²C bus is typically a microcontroller or DSP. The DACx0502 operate as a slave device on the I²C bus. A slave device acknowledges master commands, and upon master control, receives or transmits data.

Typically, the DACx0502 operate as a slave receiver. A master device writes to the DACx0502, a slave receiver. However, if a master device requires the DACx0502 internal register data, the DACx0502 operate as a slave transmitter. In this case, the master device reads from the DACx0502 According to I^2C terminology, read and write refer to the master device.

The DACx0502 are slave devices that support the following data transfer modes:

- 1. Standard mode (100 kbps)
- 2. Fast mode (400 kbps)
- 3. Fast-mode plus (1.0 Mbps)

The data transfer protocol for standard and fast modes is exactly the same; therefore, these modes are referred to as F/S-mode in this document. The fast-mode plus protocol is supported in terms of data transfer speed, but not output current. The low-level output current would be 3 mA, similar to the case of standard and fast modes. The DACx0502 support 7-bit addressing. The 10-bit addressing mode is not supported. These devices support the general call reset function. Sending the following sequence initiates a software reset within the device: start/repeated start, 0x00, 0x06, stop. The reset is asserted within the device on the falling edge of the ACK bit, following the second byte.

Other than specific timing signals, the I^2C interface works with serial bytes. At the end of each byte, a ninth clock cycle generates and detects an acknowledge signal. Acknowledge is when the SDA line is pulled low during the high period of the ninth clock cycle. A not-acknowledge is when the SDA line is left high during the high period of the ninth clock cycle as shown in \mathbb{X} 59.



図 59. Acknowledge and Not Acknowledge on the I²C Bus

9.5.1.2.1 F/S Mode Protocol

1. The master initiates data transfer by generating a start condition. The start condition is when a high to-low transition occurs on the SDA line while SCL is high, as shown in ⊠ 60. All I²C-compatible devices recognize a start condition.



⊠ 60. Start and Stop Conditions



☑ 61. Bit Transfer on the I²C Bus

- 2. The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit (R/W) on the SDA line. During all transmissions, the master makes sure that data are valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse, as shown in ⊠ 61. All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge by pulling the SDA line low during the entire high period of the 9th SCL cycle, as shown in ⊠ 59. Upon detecting this acknowledge, the master knows the communication link with a slave has been established.
- 3. The master generates further SCL cycles to transmit (R/W bit 0) or receive (R/W bit 1) data to the slave. In either case, the receiver must acknowledge the data sent by the transmitter so that the acknowledge signal can be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consists of eight data bits and one acknowledge-bit, and can continue for as long as necessary.
- 4. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low-to-high while the SCL line is high (see ⊠ 60). This action releases the bus and stops the communication link with the addressed slave. All I²C-compatible devices recognize the stop condition. Upon receipt of a stop condition, the bus is released, and all slave devices then wait for a start condition followed by a matching address.



9.5.1.2.2 DACx0502 I²C Update Sequence

For a single update, the DACx0502 requires a start condition, a valid I^2C address byte, a command byte, and two data bytes (the most significant data byte, MSDB, and least significant data byte, LSDB), as listed in $\frac{1}{5}$ 2.

表 2. Update Sequence

MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK	MSB		LSB	ACK
Address (A) byte			Co	mmand b	oyte		MSDB					LSDB			
DB [31:24]			0	DB [23:16	6]		DB [15:8]				DB [7:0]				

After each byte is received, the DACx0502 acknowledges the byte by pulling the SDA line low during the high period of a single clock pulse, as shown in \mathbb{Z} 62. These four bytes and acknowledge cycles make up the 36 clock cycles required for a single update to occur. A valid I^2C^{TM} address byte selects the DACx0502 devices.



図 62. I²C Bus Protocol

The command byte sets the operating mode of the selected DACx0502 device. When the operating mode is selected by this byte, the DACx0502 series must receive two data bytes, the most significant data byte (MSDB) and least significant data byte (LSDB), for a data update to occur. The DACx0502 devices perform an update on the falling edge of the acknowledge signal that follows the LSDB.

When using fast mode (clock = 400 kHz), the maximum DAC update rate is limited to 22.22 kSPS. Using the fast-mode plus (clock = 1 MHz), the maximum DAC update rate is limited to 55.55 kSPS. When a stop condition is received, the DACx0502 family releases the l^2C bus and awaits a new start condition.



9.5.1.2.2.1 DACx0502 Address Byte

The address byte, as shown in $\frac{1}{8}$ 3, is the first byte received following the start condition from the master device. The first four bits (MSBs) of the address are factory preset to 1001. The next three bits of the address are controlled by the A0 pin. The A0 pin input can be connected to VDD, AGND, SCL, or SDA. The A0 pin is sampled during the first byte of each data frame to determine the address. The device latches the value of the address pin and consequently responds to that particular address according to $\frac{1}{8}$ 4.

表 3. DACx0502 Address Byte

B31	B30	B29	B28	B27	B26	B25	B24	COMMENT
AD6	AD5	AD4	AD3	AD2	AD1	AD0	R/W	
1	0	0	1	See 表 4	(slave addres	s column)	0 or 1	General address

SLAVE ADDRESS	A0 PIN
1001 000	AGND
1001 001	VDD
1001 010	SDA
1001 011	SCL

表 4. Address Format

9.5.1.2.2.2 DACx0502 Command Byte

The DACx0502 command byte (shown in $\frac{1}{5}$) controls which command is executed and which register is being accessed when writing to or reading from the DACx0502 series.

B23	B22	B21	B20	B19	B18	B17	B16	REGISTER
0	0	0	0	0	0	0	0	NOOP
0	0	0	0	0	0	0	1	DEVID
0	0	0	0	0	0	1	0	SYNC
0	0	0	0	0	0	1	1	CONFIG
0	0	0	0	0	1	0	0	GAIN
0	0	0	0	0	1	0	1	TRIGGER
0	0	0	0	0	1	1	0	BRDCAST
0	0	0	0	0	1	1	1	STATUS
0	0	0	0	1	0	0	0	DAC-A DATA
0	0	0	0	1	0	0	1	DAC-B DATA

表 5. DACx0502 Command Byte



9.5.1.2.2.3 DACx0502 Data Byte (MSDB and LSDB)

The MSDB and LSDB contain the data that are passed to the register(s) specified by the command byte, as shown in $\frac{1}{5}$ 6. The DACx0502 updates at the falling edge of the acknowledge signal that follows the LSDB[0] bit.

REGISTER NAME	B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	В5	B4	B3	B2	B1	В0
					MSDB								LSDB			
NOOP								NOOP - No	o operati	ion						
DEVID	0	RE	SOLUTI	ON	0	0	1	0	0	0	0	1	0	1	0	1
SYNC			RESE	RVED			DAC-B- BRDCST -EN	DAC-A- BRDCST -EN	RESERVED DAC-I SYNC EN							DAC-A- SYNC- EN
CONFIG	RESERVED REF- PWDWN RESERVED DA PW									DAC-B- PWDWN	DAC-A- PWDWN					
GAIN				RESER\	/ED			REF-DIV			RESE	RVED			BUF-B- GAIN	BUF-A- GAIN
TRIGGER												LDAC		SOFT	-RESET [3:0	D]
BRDCAST		BI	ROADC	AST-DAG	C-DATA	[15:0] /	BROADCAS	ST-DAC-DA	TA [13:0)] / BRO	ADCAS	T-DAC-D	DATA [11	:0] lei	ft Aligned	
STATUS	RESERVED										REF- ALARM					
DAC-A	DAC-A-DATA [15:0] for 16-bit / DAC-A-DATA [13:0] for 14-bit / DAC-A-DATA [11:0] for 12-bit left Aligned											•				
DAC-B	DAC-B-DATA [15:0] for 16-bit / DAC-B-DATA [13:0] for 14-bit / DAC-B-DATA [11:0] for 12-bit left Aligned															

表 6. DACx0502	Data	Byte
---------------	------	------

9.5.1.2.3 DACx0502 I²C Read Sequence

To read any register the following command sequence must be used:

- 1. Send a start or repeated start command with a slave address and the R/W bit set to 0 for writing. The device acknowledges this event.
- 2. Send a command byte for the register to be read. The device acknowledges this event again.
- 3. Send a repeated start with the slave address and the R/W bit set to 1 for reading. The device acknowledges this event.
- 4. The device writes the MSDB byte of the addressed register. The master must acknowledge this byte.
- 5. Finally, the device writes out the LSDB of the register

An alternative reading method allows for reading back the value of the last register written. The sequence is a start or repeated start with the slave address and the R/W bit set to 1, and the two bytes of the last register are read out. All the registers in DACx0502 family can be read out with the exception of SOFT-RESET register. $\frac{1}{5}$ 6 shows the read command set.

S	MSB		R/W(0)	ACK	MSB		LSB	ACK	Sr	MSB		R/W(1)	ACK	MSB		LSB	ACK	MSB		LSB	NACK
	ADI	DRESS	BYTE		COM	imand e	BYTE		Sr	ADI	DRESS	BYTE			MSDB				LSDB		
	From	Master		Slave	Fr	om Mas	ter	Slave		From	Master		Slave	F	rom Slav	/e	Mast er	F	rom Slav	/e	Master

表 7. Read Sequence



9.6 Register Maps

9.6.1 Registers

Table 8. D	DACx0502	Reaister	Map
------------	----------	----------	-----

Offset	Register Name	Section
0h	No Operation	NOOP Register
1h	Device Identification	DEVID Register
2h	Synchronization	SYNC Register
3h	Configuration	CONFIG Register
4h	Gain	GAIN Register
5h	Trigger	TRIGGER Register
6h	Broadcast	BRDCAST Register
7h	Device Status	STATUS Register
8h	DAC-A	DAC-A Register
9h	DAC-B	DAC-B Register

9.6.1.1 NOOP Register (offset = 0h) [reset = 0000h]

Figure 63. NOOP Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							NO	OP							
							W-	0h							

Table 9. NOOP Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	No operation	W	0h	No Operation command

9.6.1.2 DEVID Register (offset = 1h) [reset = 0214h for DAC80502, 1214h for DAC70502, 2214h for DAC60502]

Figure 64. DEVID Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	RE	SOLUTI	ON	0	0	1	0	0	0	0	1	0	1	0	1
R-0h	R/W-000 or 00011 00201	00h (DA0 n (DAC70 n (DAC60	C80502) 0502) or 0502)	R-0h	R-0h	R-1h	R-0h	R-0h	R-0h	R-0h	R-1h	R-0h	R-1h	R-0h	R-1h

Table 10. DEVID Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	RESERVED	R	0h	RESERVED
14-12	RESOLUTION	R	0000h (DAC80502) 0001h (DAC70502) 0020h (DAC60502)	DAC Resolution: 0000h (DAC80502 16-bit) 0001h (DAC70502 14-bit) 0020h (DAC60502 12-bit)
11-0	RESERVED	R	0215h	RESERVED

9.6.1.3 SYNC Register (offset = 2h) [reset = 0300h]

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RESE	RVED			DAC-B- BRDCAST- EN	DAC-A- BRDCAST- EN			RESE	RVED			DAC-B- SYNC-EN	DAC-A- SYNC-EN
		R/W	/-0h			R/W-1h	R/W-1h			R/W	/-0h			R/W-0h	R/W-0h

Figure 65. SYNC Register

Table 11. SYNC Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-10	RESERVED	RW	0h	RESERVED
9	DAC-B-BRDCAST-EN	RW	1h	When set to 1 the corresponding DAC is set to update its output after a serial interface write to the BRDCAST register.
				When cleared to 0 the corresponding DAC output remains unaffected after a serial interface write to the BRDCAST register.
8	DAC-A-BRDCAST-EN	RW	1h	When set to 1 the corresponding DAC is set to update its output after a serial interface write to the BRDCAST register.
				When cleared to 0 the corresponding DAC output remains unaffected after a serial interface write to the BRDCAST register.
7-2	RESERVED	RW	0h	RESERVED
1	DAC-B-SYNC-EN	RW	0h	When set to 1, the DAC output is set to update in response to an LDAC trigger (synchronous mode).
				When cleared to 0 ,the DAC output is set to update immediately (asynchronous mode), default.
0	DAC-A-SYNC-EN	RW	0h	When set to 1, the DAC output is set to update in response to an LDAC trigger (synchronous mode).
				When cleared to 0 ,the DAC output is set to update immediately (asynchronous mode), default.

9.6.1.4 CONFIG Register (offset = 3h) [reset = 0000h]

Figure 66. CONFIG Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		RE	ESERVE	ED			REF-PWDWN			RESE	RVED			DAC-B- PWDWN	DAC-A- PWDWN
			R/W-0h				R/W-0h			R/W	/-0h			R/W-0h	R/W-0h

Table 12. CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-9	RESERVED	RW	0h	RESERVED
8	REF-PWDWN	RW	0h	When set to 1 disables the device internal reference
7-2	RESERVED	RW	0h	RESERVED
1	DAC-B-PWDWN	RW	0h	When set to 1, the corresponding DAC in power-down mode and output is connected to GND through a $1-k\Omega$ internal resistor.
0	DAC-A-PWDWN	RW	0h	When set to 1, the corresponding DAC in power-down mode and output is connected to GND through a $1-k\Omega$ internal resistor.

9.6.1.5 GAIN Register (offset = 4h) [reset = 0003h]

15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
		RE	SERVE	Ð			REF-DIV	'			RESE	RVED			BUFF-B- GAIN	BUFF-A- GAIN
			R/W-0h				R/W-0h				R/W	/-0h			R/W-1h	R/W-1h
					Т	able	13. GAIN	Regi	ister	Field	l Dese	criptic	ons			
Bit		Field					Туре	Res	et	Desc	ription					
15-9	Э	RESER	VED				RW	0h		RES	ERVED					
8		REF-DI	/				RW	Oh		The exter the F there refere divide alarm DAC by th to no corre When facto When	reference nal reference REF-DIV is suf- ence v or trigg o outputs o outputs ormal c ctly. n set to r of 2. n cleare	ce volta erence) / bit to ficient h roltage. ers a re- tion, the s go to condition operation the condition operation	ge to t can be 1. Mal headroo Impro e reference o V. T on, and n after referen he refe	the develocities divide divide ce sure om fror oper come e alarmence but he DAC d thus e the re nce vol	ice (either from d by a factor of to configure R n VDD to the onfiguration of n condition. In uffer is shut dor C data registers nable the DAC eference divide tage is internal	the internal or f two by setting EF-DIV so that DAC operating the reference the case of an wn, and all the are unaffected output to return r is configured ly divided by a cted.
7-2		RESER	VED				RW	0h		RES	ERVED					
1		BUFF-B	-GAIN				RW	1h		Wher gain	n set to of 2.	1 the t	ouffer a	mplifie	r for correspond	ling DAC has a
										Wher has a	n cleare a gain o	ed to 0 f 1.	the bu	uffer an	nplifier for corre	esponding DAC
0		BUFF-A	-GAIN				RW	1h		Wher gain	n set to of 2.	1 the t	ouffer a	amplifie	r for correspond	ling DAC has a
										Wher has a	n cleare a gain o	ed to 0 f1.	the bu	uffer an	nplifier for corre	esponding DAC

Figure 67. GAIN Register

9.6.1.6 TRIGGER Register (offset = 5h) [reset = 0000h]

Figure 68. TRIGGER Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RESERVED								LDAC	:	SOFT-RE	SET [3:0]	
	R/W-0h										W-0h		W-	0h	

Table 14. TRIGGER Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-5	RESERVED	RW	0h	RESERVED
4	LDAC	W	0h	Set this bit to 1 to synchronously load those DACs who have been set in synchronous mode in the SYNC register. This is a self resetting bit.
3-0	SOFT-RESET [3:0]	W	0h	When set to the reserved code 1010 resets the device to its default state. This is a self resetting bit.



EXAS STRUMENTS

www.ti.com

9.6.1.7 BRDCAST Register (offset = 6h) [reset = 0000h for RSTSEL = 0, or reset = 8000h for RSTSEL = 1]

Figure 69. BRDCAST Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DAC-DATA [15:0]														
	W-0000h when RSTSEL = 0 or reset = 8000h when RSTSEL = 1														

Table 15. BRDCAST Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-0	BRDCAST-DATA [15:0]	W 0000h when RSTSEL = 0 or 0000h when RSTSEL = 0 0r 0000h when rstream 0000h when rstream 000h when rstr		Writing to the BRDCAST register forces those DAC channels who have been set to broadcast in the SYNC register to update its active register data to the BRDCAST-DATA one.
			RSTSEL = 1	Data is MSB aligned in straight binary format and follows the format below:
				DAC80502: { DATA[15:0] }
				DAC70502: { DATA[13:0], x, x }
				DAC60502: { DATA[11:0], x, x, x, x}
				x – Don't care bits

9.6.1.8 STATUS Register (offset = 7h) [reset = 0000h]

Figure 70. STATUS Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RESERVED													REF-ALARM	
R/W-0h													R-0h		

Table 16. STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
15-1	RESERVED	RW	0h	RESERVED
0	REF-ALARM	R	0	REF-ALARM bit. Reads 1 when the difference between the reference and supply pins is below a minimum analog threshold. Reads 0 otherwise. When 1, the reference buffer is shut down, and the DAC outputs are all 0 V. The DAC codes are unaffected, and the DAC output returns to normal when the difference is above the analog threshold.

9.6.1.9 DAC-n Register (offset = 8h–9h) [reset = 0000h for RSTSEL = 0, or reset = 8000h for RSTSEL = 1]

Figure 71.	DAC-n	Register
------------	-------	----------

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DAC-n-DATA [15:0]														
R/W-0000h when RSTSEL = 0 or reset = 8000h when RSTSEL = 1															

Table 17. DAC-A Data Register Field Descriptions (8h)

Bit	Field	Туре	Reset	Description
15-0	DAC-A-DATA [15:0]	RW	0000h when RSTSEL = 0 or 8000h when RSTSEL = 1	Data is MSB aligned in straight binary format and follows the format below: DAC80502: { DATA[15:0] } DAC70502: { DATA[13:0], x, x } DAC60502: { DATA[11:0], x, x, x, x} x - Don't care bits

Table 18. DAC-B Data Register Field Descriptions (9h)

Bit	Field	Туре	Reset	Description
15-0	DAC-B-DATA [15:0]	RW	0000h when RSTSEL = 0 or 8000h when RSTSEL = 1	Data is MSB aligned in straight binary format and follows the format below: DAC80502: { DATA[15:0] } DAC70502: { DATA[13:0], x, x } DAC60502: { DATA[11:0], x, x, x, x} x - Don't care bits



10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

Generating accurate, stable programmable dc voltages is a key requirement in most precision end equipment. The DACx0502 family of precision DACs are an excellent choice for such applications. The DACx0502 tiny package, high resolution, and simple interface makes these devices a great choice for applications such as offset and gain control, VCO tuning, programmable reference, and more. With the aforementioned features, this family of DACs caters to a wide range of end equipment, such as battery testers, communications equipment, factory automation and control, test and measurement, and more.

10.2 Typical Application

Battery test equipment requires a two-channel DAC for every channel of battery test output. A battery tester operates in constant-current (CC) and constant-voltage (CV) modes. The two DAC channels are used to set the voltage and current for battery charge and discharge control. The low INL of the DACx0502 makes system calibration simple. The integrated reference and the small package make the design very compact.





10.2.1 Design Requirements

- DAC output range: 0 V to 2.5 V
- DAC output accuracy after calibration: 0.05%FSR
- Operating temperature: 0°C to 100°C

10.2.2 Detailed Design Procedure

⊠ 72 shows a simplified circuit diagram of a battery test system. Use the internal reference (2.5 V) and gain of 1 for an output range of 2.5 V. The reference divider is 1. Select the 16-bit DAC80502 for the best accuracy. The typical value of the TUE is 0.02%FSR, as specified in the *Typical Characteristics* table. The absolute error at the DAC output includes the error from the reference, the error from the DAC, and the temperatures drifts of offset error, gain error, and reference. Ignore the load regulation, line regulation, and long-term drift of the reference as compared to the initial accuracy and temperature drift. Write the total TUE at the DAC output, as given in \vec{x} 2.

TEXAS INSTRUMENTS

www.tij.co.jp

(2)

(4)

Typical Application (continued)

$$\mathsf{TUE}_{\mathsf{TOTAL}} = \sqrt{(\mathsf{TUE})^2 + (\mathsf{TC}_{\mathsf{OE}})^2 + (\mathsf{TC}_{\mathsf{GE}})^2 + (\mathsf{E}_{\mathsf{REF}} \times \mathsf{GAIN})^2 + (\mathsf{TC}_{\mathsf{REF}} \times \mathsf{GAIN})^2}$$

where

- TC_{OE} is the temperature drift of the offset error.
- TC_{GE} is the temperature drift of the gain error.
- E_{REF} is the initial accuracy of the reference.
- TC_{REF} is the temperature drift of the reference.
- GAIN is the gain setting of the DAC in combination with the reference divider.

Convert the INL value in LSB to %FSR using ± 3 .

$$\% FSR = \frac{LSB}{2^N} \times 100$$
⁽³⁾

Convert the temperature drift values in ppm/°C to %FSR using ± 4 .

$$\% FSR = \frac{(PPM / °C) \times \Delta T}{10^4}$$

. . -

where

• ΔT is the temperature range.

Calculate the total error after the offset and gain of DAC are calibrated using ± 5

$$TUE_{TOTAL} = \sqrt{\left(INL\right)^2 + \left(TC_{OE}\right)^2 + \left(TC_{GE}\right)^2 + \left(TC_{REF} \times GAIN\right)^2}$$
(5)

The total error at the DAC output calculated using the previous equations is 0.112%FSR before calibration, and 0.05%FSR after calibration. For better accuracy, perform a temperature calibration. \boxtimes 73 and \boxtimes 74 show the drift in the internal reference voltage and TUE, respectively over 0°C to 100°C.

10.2.3 Application Curves





10.3 System Examples

The DACx0502 come with a pin-selectable SPI or I^2C interface. This configuration makes the system design generic. Pull the SPI2C pin low for SPI or high for I^2C . The RSTSEL pin provides a known output at the DAC channels at power up, which helps the system achieve a predictable behavior during start up. When using a processor with multiple power-supply domains, make sure the input/output power (IOVDD) never exceeds the VDD voltage of the DAC. Switching on the IOVDD before VDD can violate the absolute maximum ratings. When there is no power-supply sequencing implemented on the system between the processor and the DAC, use a series resistor on the digital lines so that the current flow on the digital lines is limited to ± 10 mA on any pin.

10.3.1 SPI Connection to a Processor

The DACx0502 provides a 3-wire serial peripheral interface (SPI). The connections can be made to a processor, as shown in \mathbb{Z} 75. Connect the SPI2C pin to ground either directly or through a pulldown resistor. Pull the RSTSEL pin low or high based on the desired output state at power-up. Use a pullup resistor on the SYNC signal so that the signal is high by default. Use termination resistors at the digital source so that the transmission line reflections are minimized. The source termination resistors also help in slowing down the rise and fall times of the digital signals, and in turn, help in minimizing the digital feedthrough of the DAC.



☑ 75. SPI Connection to a Processor

10.3.2 I²C Interface Connection to a Processor

The I²C interface on DACx0502 provides a slave address selection pin A0 in addition to the standard SCL and SDA signals. The A0 can be configured to provide four slave addresses, as specified in $\frac{1}{8}$ 3. Pull up the SCL and SDA pins, as shown in $\boxed{2}$ 76. The pullup resistor must be selected considering the parasitic capacitance of the I²C bus on the printed circuit board (PCB). A small resistance provides better speed, but at the cost of increased power consumption.





TEXAS INSTRUMENTS

www.tij.co.jp

10.4 What To Do and What Not To Do

10.4.1 What To Do

- When using an external reference, disable the internal reference. This step must be the first step after power on, especially when the external reference is greater than the 2.5-V internal reference.
- Maintain the required headroom between the reference voltage and VDD.
- Use the reference divider when the headroom exceeds the limit.

10.4.2 What Not To Do

• Do not use an external reference when the internal reference is on. There is no current limit on the internal reference.

10.5 Initialization Setup

The DACx0502 requires a simple software initialization process based on the interface, power supply, and reference selection. The initialization steps are as follows:

- 1. When using an external reference, disable the internal reference.
- Divide the reference by two when the reference voltage exceeds the headroom required from VDD. For example, when using 3.3-V VDD and the internal reference of 2.5 V, the DAC outputs are disabled unless the reference is divided by two.
- 3. Set the output gain.
- 4. Write to the DAC register.

The following text shows the pseudocode to get started with the DACx0502:

```
//SPI Settings
//Mode: Mode-1 (CPOL: 0, CPHA: 1)
//CS Type: Active Low, Per Packet
//Frame length: 24
//SYNTAX: <WRITE REGISTER (HEX ADDRESS)>, <HEX DATA>
//Disable internal reference (only in case of external reference)
WRITE CONFIG (0x03), 0x0100
//Select REFDIV=1 (reference divided by 2) and GAIN=1 (gain at both the DAC outputs is 2)
WRITE GAIN (0x04), 0x0103
//Write mid-code to DACA
WRITE DAC-A (0x08), 0x7FFF
//Write Full-code to DACB
WRITE DAC-B (0x09), 0xFFFF
```



11 Power Supply Recommendations

The DACx0502 operate within the specified VDD supply range of 2.7 V to 5.5 V. The DACx0502 do not require specific supply sequencing. The VDD supply must be well regulated and low noise. Switching power supplies and DC/DC converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components create similar high-frequency spikes. This noise can easily couple into the DAC output voltage through various paths between the power connections and analog output. To further minimize noise from the power supply, include a $1-\mu$ F to $10-\mu$ F capacitor and $0.1-\mu$ F bypass capacitor. The current consumption on the VDD pin, the short-circuit current limit, and the load current for the device is listed in the *Electrical Characteristics* section. The power supply must meet the aforementioned current requirements.

12 Layout

12.1 Layout Guidelines

A precision analog component requires careful layout. The following list provides some insight into good layout practices.

- Bypass the VDD to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 0.1-µF to 0.22-µF ceramic capacitor, with a X7R or NP0 dielectric.
- Place power supplies and REF bypass capacitors close to the pins to minimize inductance and optimize performance.
- Use a high-quality, ceramic-type NP0 or X7R for optimal performance across temperature, and a very low dissipation factor.
- The digital and analog sections must have proper placement with respect to the digital pins and analog pins of the DACx0502 devices. The separation of analog and digital blocks minimizes coupling into neighboring blocks, as well as interaction between analog and digital return currents.



12.2 Layout Example

図 77. Layout Example



13 デバイスおよびドキュメントのサポート

13.1 ドキュメントのサポート

13.1.1 関連資料

関連資料については、以下を参照してください。『DAC80502 Evaluation Module』ユーザー・ガイド (英語)

13.2 関連リンク

表 19 に、クイック・アクセス・リンクの一覧を示します。カテゴリには、技術資料、サポートおよびコミュニティ・リソース、ツー ルとソフトウェア、およびサンプル注文またはご購入へのクイック・アクセスが含まれます。

製品	プロダクト・フォルダ	ご注文はこちら	技術資料	ツールとソフトウェア	サポートとコミュニティ
DAC80502	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
DAC70502	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック
DAC60502	ここをクリック	ここをクリック	ここをクリック	ここをクリック	ここをクリック

表 19. 関連リンク

13.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.comのデバイス製品フォルダを開いてください。右上の「アラートを受 け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細に ついては、修正されたドキュメントに含まれている改訂履歴をご覧ください。

13.4 サポート・リソース

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.5 商標

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

静電気放電に関する注意事項 13.6



すべての集積回路は、適切なESD保護方法を用いて、取扱いと保存を行うようにして下さい。

静電気放電はわずかな性能の低下から完全なデバイスの故障に至るまで、様々な損傷を与えます。高精度の集積回路は、損傷に対して敏感 であり、極めてわずかなパラメータの変化により、デバイスに規定された仕様に適合しなくなる場合があります。

13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスに ついて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もありま す。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(0)
DAC60502DRXR	Active	Production	WSON (DRX) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D652
DAC60502DRXR.A	Active	Production	WSON (DRX) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D652
DAC60502DRXR.B	Active	Production	WSON (DRX) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D652
DAC60502DRXT	Active	Production	WSON (DRX) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D652
DAC60502DRXT.A	Active	Production	WSON (DRX) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D652
DAC60502DRXT.B	Active	Production	WSON (DRX) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D652
DAC70502DRXR	Active	Production	WSON (DRX) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D752
DAC70502DRXR.A	Active	Production	WSON (DRX) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D752
DAC70502DRXR.B	Active	Production	WSON (DRX) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D752
DAC70502DRXT	Active	Production	WSON (DRX) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D752
DAC70502DRXT.A	Active	Production	WSON (DRX) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D752
DAC70502DRXT.B	Active	Production	WSON (DRX) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D752
DAC80502DRXR	Active	Production	WSON (DRX) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D852
DAC80502DRXR.B	Active	Production	WSON (DRX) 10	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D852
DAC80502DRXT	Active	Production	WSON (DRX) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D852
DAC80502DRXT.B	Active	Production	WSON (DRX) 10	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	D852

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



PACKAGE OPTION ADDENDUM

23-May-2025

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC60502DRXR	WSON	DRX	10	3000	178.0	8.4	2.75	2.75	0.95	4.0	8.0	Q2
DAC60502DRXT	WSON	DRX	10	250	178.0	8.4	2.75	2.75	0.95	4.0	8.0	Q2
DAC70502DRXR	WSON	DRX	10	3000	178.0	8.4	2.75	2.75	0.95	4.0	8.0	Q2
DAC70502DRXT	WSON	DRX	10	250	178.0	8.4	2.75	2.75	0.95	4.0	8.0	Q2
DAC80502DRXR	WSON	DRX	10	3000	178.0	8.4	2.75	2.75	0.95	4.0	8.0	Q2
DAC80502DRXT	WSON	DRX	10	250	178.0	8.4	2.75	2.75	0.95	4.0	8.0	Q2



PACKAGE MATERIALS INFORMATION

17-Apr-2023



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC60502DRXR	WSON	DRX	10	3000	205.0	200.0	33.0
DAC60502DRXT	WSON	DRX	10	250	205.0	200.0	33.0
DAC70502DRXR	WSON	DRX	10	3000	205.0	200.0	33.0
DAC70502DRXT	WSON	DRX	10	250	205.0	200.0	33.0
DAC80502DRXR	WSON	DRX	10	3000	205.0	200.0	33.0
DAC80502DRXT	WSON	DRX	10	250	205.0	200.0	33.0

DRX0010A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



DRX0010A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



DRX0010A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みま す)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある 「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証 も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様 のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様の アプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任 を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツル メンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらの リソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権の ライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、 費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは 一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ ースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated