



# 20-Bit, Low-Power Digital-to-Analog Converter

Check for Samples: DAC1220

#### **FEATURES**

 20-Bit Monotonicity Ensured Over –40°C to +85°C

Low Power: 2.5mWVoltage Output

Settling Time: 2ms to 0.012%

Maximum Linearity Error: ±0.0015%

• On-Chip Calibration

## **APPLICATIONS**


- Process Control
- ATE Pin Electronics
- Closed-Loop Servo Control
- Smart Transmitters
- Portable Instruments

#### DESCRIPTION

The DAC1220 is a 20-bit digital-to-analog (D/A) converter offering 20-bit monotonic performance over the specified temperature range. It utilizes delta-sigma technology to achieve inherently linear performance in a small package at very low power. The resolution of the device can be programmed to 20 bits for Full-Scale, settling to 0.003% within 15ms typical, or 16 bits for Full-Scale, settling to 0.012% within 2ms max. The output range is two times the external reference voltage. On-chip calibration circuitry dramatically reduces low offset and gain errors.

The DAC1220 features a synchronous serial interface; in single-converter applications, the serial interface can be accomplished with just two wires, allowing low-cost isolation. For multiple converters, a CS signal allows for selection of the appropriate D/A converter.

The DAC1220 has been designed for closed-loop control applications in the industrial process control market and high-resolution applications in the test and measurement market. It is also ideal for remote applications, battery-powered instruments, and isolated systems. The DAC1220 is available in an SSOP-16 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

## **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range (unless otherwise noted).

	DAC1220	UNIT
AV <sub>DD</sub> to DV <sub>DD</sub>	±0.3	V
AV <sub>DD</sub> to AGND	−0.3 to +6	V
DV <sub>DD</sub> to DGND	−0.3 to +6	V
AGND to DGND	±0.3	V
V <sub>REF</sub> voltage to AGND	+2.0 to +3.0	V
Digital input voltage to DGND	-0.3 to DV <sub>DD</sub> + 0.3	V
Digital output voltage to DGND	-0.3 to DV <sub>DD</sub> + 0.3	V
Package power dissipation	$(T_{J}max - T_{A}) / \theta_{JA}$	W
Maximum junction temperature (T <sub>J</sub> max)	+150	°C
Thermal resistance, $\theta_{\rm JA}$ SSOP-16	200	°C/W
Lead temperature (soldering, 10s)	+300	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

All specifications at Two to Two. AVpp = DVpp = +5V, fypt = 2.5MHz, Vppp = +2.5V, and 16-bit mode, unless otherwise noted.

All specifications at $T_{MIN}$ to $T_{MAX}$ , $AV_{DI}$			DAC1220E		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
ACCURACY					
Monotonicity		16			Bits
Monotonicity	20-bit mode	20			Bits
Linearity error				±15 <sup>(1)</sup>	ppm of FSR
Unipolar offset error and gain error (2)				±60	ppm of FSR
Unipolar offset error drift <sup>(3)</sup>			1		ppm/°C
Bipolar zero offset error <sup>(2)</sup>	V <sub>OUT</sub> = V <sub>REF</sub>		±15		ppm of FSR
Bipolar zero offset drift <sup>(3)</sup>			1		ppm/°C
Gain error <sup>(2)</sup>				±150	ppm of FSR
Gain error drift <sup>(3)</sup>			2		ppm/°C
Power-supply rejection ratio (PSRR)	at DC, dB = $-20\log(\Delta V_{OUT}/\Delta V_{DD})$		60		dB
ANALOG OUTPUT					
Output voltage <sup>(4)</sup>		0		2 × V <sub>REF</sub>	V
Output current				0.5	mA
Capacitive load			500		pF
Short-circuit current			±20		mA
Short-circuit duration	GND or V <sub>DD</sub>		Indefinite		
DYNAMIC PERFORMANCE					
Settling time (5)	To ±0.012%		1.8	2	ms
	20-bit mode, to ±0.003%		15		ms
Output noise voltage	0.1Hz to 10Hz		1		μV <sub>RMS</sub>
REFERENCE INPUT					
Input voltage		2.25	2.5	2.75	V
Input impedance			100		kΩ
DIGITAL INPUT/OUTPUT					
Logic family		TTL-	compatible	CMOS	
Logic levels (all except X <sub>IN</sub> )					
V <sub>IH</sub>		2.0		DV <sub>DD</sub> + 0.3	V
V <sub>IL</sub>		-0.3		0.8	V
V <sub>OH</sub>	$I_{OH} = -0.8 \text{mA}$	3.6			V
V <sub>OL</sub>	I <sub>OL</sub> = 1.6mA			0.4	V
Input-leakage current				±10	μA
X <sub>IN</sub> frequency range (f <sub>XIN</sub> )		0.5		2.5	MHz
Data format	User-programmable	Offset binary two's complement or straight binary			
POWER-SUPPLY REQUIREMENTS					
Power-supply voltage		4.75		5.25	V
Supply current					
Analog current			360		μA
Digital current			140		μA
Analog current	20-bit mode		460		μA

Valid from AGND + 20mV to  ${\rm AV_{DD}}$  – 20mV. Applies after calibration.

<sup>(3)</sup> Recalibration can remove these errors.

Ideal output voltage; does not take into account gain and offset error. Valid from AGND + 20mV to  $AV_{DD}$  – 20mV. Outside of this range, settling time can be twice the value indicated. For 16-bit mode,  $C_1$  = 2.2nF,  $C_2$  = 0.22nF; for 20-bit mode,  $C_1$  = 10nF,  $C_2$  = 3.3nF.




## **ELECTRICAL CHARACTERISTICS (continued)**

All specifications at  $T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = DV_{DD} = +5V$ ,  $f_{XIN} = 2.5MHz$ ,  $V_{REF} = +2.5V$ , and 16-bit mode, unless otherwise noted.

			DAC1220E		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
POWER-SUPPLY REQUIREMENTS, con	ntinued				
Digital current	20-bit mode		140		μA
Power dissipation			2.5	3.5	mW
	20-bit mode		3.0		mW
	Sleep mode		0.45		mW
TEMPERATURE RANGE					
Specified performance		-40		+85	°C

## **DEVICE INFORMATION**



#### **PIN DESCRIPTIONS**

PIN	NAME	DESCRIPTION
1	DV <sub>DD</sub>	Digital supply, +5V nominal
2	X <sub>OUT</sub>	System clock output (for crystal)
3	X <sub>IN</sub>	System clock input
4	DGND	Digital ground
5	AV <sub>DD</sub>	Analog supply, +5V nominal
6	DNC	Do not connect
7	DNC	Do not connect
8	DNC	Do not connect
9	C <sub>1</sub>	Filter capacitor (see text)
10	C <sub>2</sub>	Filter capacitor (see text)
11	V <sub>OUT</sub>	Analog output voltage
12	$V_{REF}$	Reference input
13	AGND	Analog ground
14	<u>cs</u>	Chip-select input
15	SDIO	Serial data input/output
16	SCLK	Clock input for serial data transfer



## **TYPICAL CHARACTERISTICS**

At  $T_A = +25$ °C,  $AV_{DD} = DV_{DD} = +5.0$ V,  $f_{XIN} = 2.5$ MHz,  $V_{REF} = 2.5$ V,  $C_1 = 2.2$ nF, and calibrated mode, unless otherwise specified.

## POWER-SUPPLY REJECTION RATIO




Figure 1.





Figure 2.






Figure 3.




Figure 4.



#### THEORY OF OPERATION

The DAC1220 is a monolithic 20-bit delta-sigma  $(\Delta\Sigma)$  digital-to-analog converter (DAC) designed for applications requiring extremely high precision. The delta-sigma topology used in the DAC1220 ensures 20-bit monotonicity over the industrial temperature range. The DAC1220 can also be operated in 16-bit mode, which gives a faster settling time at the expense of higher noise.

The core of the DAC1220 consists of an interpolation filter and a second-order delta-sigma modulator. The output of the modulator is passed to a first-order switched-capacitor filter in series with a second-order continuous-time filter, which generates the output voltage.

To increase settling time, the DAC1220 can adjust its filter cutoff frequency when it detects a voltage output step of greater than approximately 40mV. This behavior can be disabled.

An onboard self-calibration facility compensates for internal offset and gain errors. Calibration values may be stored and loaded externally if desired.

The DAC1220 can be put into a sleep mode, in which power consumption is cut by about 1/6 to approximately 0.45mW. In sleep mode, the output is disconnected.

The DAC1220 is controlled using a synchronous serial interface, using either two or three wires. The interface may be operated bidirectionally or unidirectionally; readback is optional.

### **Self-Calibration System**


The self-calibration system of the DAC1220 measures the DAC output and calculates appropriate gain and offset calibration constants. The output changes during calibration, but can optionally be disconnected during the procedure.

Offset calibration is performed by setting the DAC output voltage to mid-scale and repeatedly comparing the DAC output to the  $V_{REF}$  voltage using an auto-zeroed comparator, which is re-zeroed after every comparison. The comparator results are recorded and averaged, two's complement adjusted, and placed in the Offset Calibration Register.

Gain calibration is performed in a similar way, except that the correction is done against an internally-generated reference voltage, and the final register value is calculated differently. The Full-Scale Calibration Register result represents the gain code and is not two's complement adjusted. Changing the Gain Register value can change the range of voltages that are output for the same digital codes, centered on  $V_{\text{REF}}$ .

#### **BASIC CONNECTIONS**

A schematic showing basic connections to the DAC1220 is given in Figure 5.



NOTES: (1) Depends on crystal and board layout. (2) See text for recommended values.

Figure 5. DAC1220 Schematic

#### Output

The output voltage range is nominally 0V to 2  $\times$  V<sub>REF</sub>. It does not go below ground. The output amplifier is not designed for heavy loads; it can drive a maximum of 0.5mA. At power-on and during sleep mode, the amplifier is disconnected, so the output is high impedance.

The output is not fully linear to the rails; maximum linearity is specified from (AGND + 20mV) to (AV $_{DD}$  – 20mV). For linearity from 0–5V, AV $_{DD}$  can be increased to 5.02V or more, and AGND can be decreased to –20mV or less. As long as the specified operating limits are observed, this will not damage the device.

## **Filter Capacitors**

The continuous-time output filter requires two external capacitors to operate. The recommended values of these capacitors depend on whether the DAC1220 will be operated in 16-bit or 20-bit mode, and are shown in Table 1.

**Table 1. Filter Capacitor Values** 

CAPACITOR	16-BIT MODE	20-BIT MODE
C <sub>1</sub>	2.2nF	10nF
C <sub>2</sub>	0.22nF	3.3nF

The capacitors should be stable and high grade. Film types, or other capacitors designed for precision filtering, are strongly recommended. Low-quality capacitors will degrade performance significantly.

The  $C_1$  and  $C_2$  pins are very sensitive. It is critical to surround them with a guard ring at the reference voltage for best noise performance. See the *Layout* section for more information.

## **Voltage Reference**

The voltage reference input is designed for +2.5V. At this voltage, the output will range from ground to approximately 5V, as noted above.

#### **Digital Connections**

The digital lines, except for the crystal oscillator lines, operate at TTL-compatible CMOS logic levels. They can be driven from 3.3V logic sources.

In noise-sensitive applications, it may be helpful to keep the level transition rates on the digital lines slow. Fast transitions can couple through the device to the output, causing noise. Rate limiting can be done with resistance or even an RC filter.

#### **Clock Oscillator**

The DAC1220 has a built-in crystal oscillator at pins  $X_{\text{IN}}$  and  $X_{\text{OUT}}$ . To use it, connect a crystal and load capacitors as shown in Figure 5.

12pF load capacitors are shown in the schematic, but the correct value depends mainly on the crystal and layout, and not on the oscillator itself. Load capacitance affects startup time, oscillation frequency, and reliability. If startup is unreliable, try lowering the capacitor values. Remember that parasitic board and pin capacitance can be a significant portion of the crystal load capacitance.

When the crystal oscillator is operating, a sinusoidal signal of relatively low amplitude will be observed at both the  $X_{\text{IN}}$  and  $X_{\text{OUT}}$  pins.

The typical frequency to use with the DAC1220 is 2.5MHz. Deviating too far from this may alter noise and settling time, as well as timing characteristics.

### Connecting an External Clock

An external clock signal can be connected at  $X_{\rm IN}$ . A CMOS or TTL logic signal can be used. If an external clock signal is used,  $X_{\rm OUT}$  should be left unconnected.

In some cases, an RC filter on the clock line may reduce noise.



#### **Serial Interface**

The DAC1220 can be operated from most SPI peripherals, or it can be bit-banged.

Note that if SDIO is operated bidirectionally, it may be necessary to place a pullup resistor on the line, so that the line will not be floating.

The serial clock is limited to one-tenth of the master clock frequency. For a 2.4576MHz master clock, the serial clock may be no faster than 245.76kHz. The designer should bear this in mind, as it may prevent the DAC1220 from being shared with other SPI devices or placed on an SPI bus, which may run much faster.

If the DAC1220 is placed on a shared SPI bus, the chip-select line must be controlled; otherwise, it can be grounded.

Although the SDIO line is bidirectional, it can be operated as an input only, as long as no register reads are performed. The DAC1220 can be operated without register reads, although for situations requiring high reliability, this is not recommended, since the device registers and operation cannot be directly verified.

### **Power Supplies**

The DAC1220 has separate analog and digital power supply connections. Both are intended to operate at +5V.

The digital supply must never exceed the analog supply by more than 300mV. If it does, the DAC1220 may be permanently damaged. The analog supply may be greater than the digital supply without damage, however.

Most designs will use a single power supply for  $AV_{DD}$  and  $DV_{DD}$ . In these designs, the supplies ramp simultaneously, which is acceptable. In those designs that use separate sources for  $AV_{DD}$  and  $DV_{DD}$ , the two supplies must be sequenced properly. This is easily done using a Schottky diode, as shown in Figure 6. The diode ensures that  $DV_{DD}$  will not exceed  $AV_{DD}$  by more than a Schottky diode drop.

#### **Brownouts and Power-On Reset**

The DAC1220 incorporates a power-on reset (POR) circuit. The circuit will trigger as long as the power supply ramps up at 50mV/ms or faster. If the power supply ramps more slowly than this, the POR may not trigger.

The DAC1220 does not have a brownout detector. The POR circuit will not retrigger unless the supply voltages have approached ground. Because of this, if the supply falls to a low voltage, it may corrupt the logic of the DAC1220, causing it to operate erratically or to fail entirely. It may be necessary to forcibly discharge the supply, since the DAC1220 may occasionally fail to detect the SCLK reset pattern in this condition.

The SCLK reset pattern serves in place of a reset pin. See the SCLK Reset Pattern section for information.

#### **Supply Decoupling**

Both supply pins should be heavily decoupled at the device for best performance. A  $10\mu F$  multi-layer ceramic capacitor can be used for this, or a tantalum capacitor in parallel with a small  $(0.1\mu F)$  ceramic capacitor can be used. Both capacitors, particularly the ceramic capacitor, should be placed as close to the pins as possible being decoupled.




Figure 6. Supply Sequence Protection



#### **DIGITAL INTERFACE**

## **Timing**

The serial interface is synchronous and controlled by the SCLK input. The DAC1220 latches incoming bits on the falling edge of SCLK, and shifts outgoing bits on the rising edge of SCLK. An external interface should shift outgoing bits on the rising edge of SCLK, and latch incoming bits on the falling edge of SCLK. The relevant waveforms are illustrated in the timing diagrams (see Figure 7 to Figure 11). Timing numbers are given in Table 2 through Table 4.




Figure 7. X<sub>IN</sub> Clock Timing

**Table 2. XIN Timing Characteristics** 

SYMBOL	DESCRIPTION	MIN	NOM	MAX	UNITS
f <sub>XIN</sub>	X <sub>IN</sub> clock frequency	1		2.5	MHz
t <sub>XIN</sub>	X <sub>IN</sub> clock period	400		1000	ns
t <sub>1</sub>	X <sub>IN</sub> clock high	$0.4 \times t_{XIN}$			ns
t <sub>2</sub>	X <sub>IN</sub> clock low	0.4 × t <sub>XIN</sub>			ns




Figure 8. Serial Input/Output Timing

Table 3. Serial I/O Timing Characteristics

SYMBOL	DESCRIPTION	MIN	NOM	MAX	UNITS
t <sub>3</sub>	SCLK high	5 × t <sub>XIN</sub>			ns
t <sub>4</sub>	SCLK low	5 × t <sub>XIN</sub>			ns
t <sub>5</sub>	Data in valid to SCLK falling edge (setup)	40			ns
t <sub>6</sub>	SCLK falling edge to data in not valid (hold)	20			ns
t <sub>7</sub>	Data out valid to rising edge of SCLK (hold)	0			ns
t <sub>8</sub>	SCLK rising edge to new data out valid (delay)		·	50	ns

Copyright © 1998-2009, Texas Instruments Incorporated






Figure 9. Serial Interface Timing (CS Low)




Figure 10. Serial Interface Timing (Using CS)




Figure 11. SDIO Input to Output Transition Timing

**Table 4. Serial Interface Timing Characteristics** 

SYMBOL	DESCRIPTION	MIN	NOM	MAX	UNITS
t <sub>9</sub>	Falling edge of last SCLK for command to rising edge of first SCLK for register data				ns
t <sub>10</sub>	Falling edge of CS to rising edge of SCLK	11 × t <sub>XIN</sub>			ns
t <sub>11</sub>	Falling edge of last SCLK for command to SDIO as output	8 × t <sub>XIN</sub>		10 × t <sub>XIN</sub>	ns
t <sub>12</sub>	SDIO as output to rising edge of first SCLK for register data		4 × t <sub>XIN</sub>		ns
t <sub>13</sub>	Falling edge of last SCLK for register data to SDIO tri-state	4 × t <sub>XIN</sub>		6 × t <sub>XIN</sub>	ns
t <sub>14</sub>	Falling edge of last SCLK for register data to rising edge of first SCLK of next command ( $\overline{\text{CS}}$ tied low) 41 x t <sub>X</sub>				ns
t <sub>15</sub>	Rising edge of $\overline{CS}$ to falling edge of $\overline{CS}$ (using $\overline{CS}$ )	22 × t <sub>XIN</sub>			ns

The chip-select pin  $\overline{CS}$  is active low. When  $\overline{CS}$  is high, activity on SCLK is ignored. There are certain timing limits and delays which apply to the manipulation of  $\overline{CS}$ , as shown in Figure 10. These must be observed, or the DAC1220 may malfunction.

If  $\overline{CS}$  is not used, it should be tied low. When  $\overline{CS}$  is tied low, different timing limits and delays must be observed, as shown in Figure 9. If these are violated, the DAC1220 may malfunction.

The serial interface is byte-oriented. All data is transferred in groups of eight bits.

## I/O Recovery

The DAC1220 has a timeout on the serial interface. If  $f_{CLK}$  is 2.5MHz, the timeout is approximately 100ms. At 2.5MHz, if a command is interrupted, and no activity occurs on the SCLK or  $\overline{\text{CS}}$  lines for 100ms, the DAC1220 will cancel the command. If the command was a write command, no registers are affected.

The timeout period scales with the frequency of f<sub>CLK</sub>.

#### **SCLK Reset Pattern**

The DAC1220 does not have a dedicated reset pin. Instead, it contains a circuit which waits for a special pattern to appear on SCLK, and triggers the internal hardware reset line when it detects the special pattern.

This pattern, called the SCLK reset pattern, is shown in Figure 12, with timing information given in Table 5. The pattern is very different from the usual clocking patterns which appear on SCLK, and is unlikely to be detected by accident during normal operation.

The SCLK reset <u>pattern</u> can only be triggered when CS is low. When CS is high, the SCLK line is ignored, and the SCLK reset pattern is not detected.




Figure 12. Resetting the DAC1220

**Table 5. Reset Timing Characteristics** 

SYMBOL	DESCRIPTION	MIN	NOM	MAX	UNITS
t <sub>16</sub>	First high period	512 × t <sub>XIN</sub>		800 × t <sub>XIN</sub>	ns
t <sub>17</sub>	Low period	10 × t <sub>XIN</sub>			ns
t <sub>18</sub>	Second high period	1024 × t <sub>XIN</sub>		1800 × t <sub>XIN</sub>	ns
t <sub>19</sub>	Third high period	2048 × t <sub>XIN</sub>		2400 × t <sub>XIN</sub>	ns

Copyright © 1998–2009, Texas Instruments Incorporated



#### **PROGRAMMING**

#### **Commands**

Communication with the DAC1220 consists entirely of commands, which access the DAC1220 registers. Commands consist of a command byte followed by one, two or three data bytes. The data bytes can be sent to the DAC1220 or read from the DAC1220, depending on whether the command is a read command or a write command.

The format of the command byte is shown in Table 6, and the bits are described in Table 7. DAC1220 commands access the register map, which is shown in Table 11. A DAC1220 command can read or write one byte, or two or three adjacent bytes, in the register map.

## Bit and Byte Order

The order of the bits of data bytes in a command is configurable. The DAC1220 can be programmed to output data bytes MSB first or LSB first. The command byte is always transmitted MSB first. See the description of the MSB bit in Table 6 for further details. The order of the data bytes themselves is also configurable. See the description of the BD bit in Table 13 for details. Note that the BD bit does not affect the command byte; this always comes first.

#### Registers

There are four registers in the DAC1220, as shown in the register map in Table 11. The Data Input Register (DIR) and the two calibration registers are 24 bits in length, and the Command Register (CMR), which contains configuration bits, is 16 bits in length.

#### Modes

The DAC1220 has three operating modes: Sleep, Normal, and Self Calibration.

In Sleep mode, the DAC1220 output is off (high impedance), and much of the internal circuitry is switched off. In this mode the DAC1220 draws little power. The oscillator continues to run, however. Sleep is the mode entered after reset.

In Normal mode, the DAC1220 is fully active, and the output is on.

In Self Calibration mode, the DAC1220 runs its self-calibration sequence. After the sequence is complete, the DAC1220 switches to Normal mode. See the *Calibration* section for more information.

#### **Table 6. Command Byte Format**

7	6	5	4	3	2	1	0
R/W	N	1B	0		AΓ	DR .	

#### **Table 7. Command Byte Bits**

BIT(S)	NAME	VALUE	DESCRIPTION	
7	R/W	0	Write to register map	
		1	Read from register map	
6–5	MB		Number of bytes to read or write	
		00b	1 byte	
		01b	2 bytes	
		10b	3 bytes	
		11b	Reserved; do not use	
3–0	ADR	0–15	Start address in register map	

### **Startup Sequence**

At startup, the following procedure should generally be followed to properly initialize the DAC1220:

- If the DAC1220 is being clocked from a crystal, wait for the oscillator to start—at least 25ms—before attempting to communicate with it. Trying to communicate with the DAC1220 before the crystal oscillator has reached its final frequency will usually result in corrupt communication.
- Optionally apply the SCLK reset pattern. This should also only be done once the oscillator is started, since the pattern is detected using oscillator cycles. Applying the reset pattern at power-up ensures that the DAC1220 is reset properly, and not lingering in an unknown state in case of POR failure, brownout, etc. After a successful reset, the DAC1220 enters Normal mode.
- Set up the Command Register as desired. This may include changing the mode from Sleep to Self Calibration or Normal.
- 4. Calibrate the DAC1220. Although this step is optional, the DAC1220 should almost always be calibrated. It is permissible to run calibration every time, or to use values from a previous calibration. See the *Calibration* section for details.

After calibration, the DAC1220 returns to Normal mode. The DAC1220 is ready to accept data once it is in Normal mode, but calibration or the use of saved calibration values is highly recommended.

## **Calibration**

Calibration is governed by two registers. The Offset Calibration Register (OCR) stores a value determining the offset calibration, and the Full-Scale Calibration Register (FCR) stores a value determining the gain calibration.

The value in the OCR is scaled and additive. It has a linear relationship to the generated offset calibration voltage. The value in the FCR is scaled and multiplicative. It has a linear relationship to the generated gain calibration multiplier.

Since the calibration functions are linear, calibration results can be averaged for greater precision. For example, it may be beneficial to perform several self-calibrations in succession, record the result of each, average them together, and store the averages in the OCR and FCR.

#### Self-Calibration Procedure

To perform a self-calibration, place the DAC1220 into Self Calibration mode by setting the MD1 bit to '0' and the MD0 bit to '1' in the Command Register. At a clock frequency of 2.5MHz, self-calibration takes between 300ms and 500ms; the actual time is indeterminate and depends on the results.

If the CALPIN bit in the Command Register is '1', the output remains connected during calibration. The DAC voltage will change during the calibration process. This can be important if the DAC output is loaded significantly; disconnecting the output during calibration places a high load impedance on the output amplifier, which may be different from normal operation.

If the CALPIN bit in the Command Register is '0', the output will be disconnected during calibration. If this is the case, when calibration begins, the DAC1220 briefly charges the  $C_2$  capacitor to the current output voltage. If the output is buffered,  $C_2$  effectively becomes a sample-and-hold capacitor, so that the final output voltage remains during calibration.

When the calibration is complete, the DAC1220 switches to Normal mode. If the output was disconnected, it is reconnected at that time. The end of the calibration procedure can be detected by polling the MD1 and MD0 bits. When they become 0, the calibration is complete.

If readback is not being performed, simply wait at least 500ms before sending further commands to the device, assuming that the clock frequency is 2.5MHz.

Once calibration is complete, the OCR and FCR contain the results of the calibration, and the new constants are effective immediately.



### **Setting the Output Voltage**

To set the DAC1220 output voltage, write a code to the Data Input Register (DIR). A write to any of the bytes in the DIR causes the voltage to change at the completion of the write command.

The DAC1220 operates in either 16- or 20-bit mode. The DIR is 24 bits wide, and the code stored in it is left justified, with the least significant bits ignored. Therefore, in 16-bit mode, only the upper 16 bits of the DIR are significant, and in 20-bit mode, only the upper 20 bits of the DIR are significant.

In 20-bit mode, all three bytes of the DIR must be written to in order to completely update the code. In 16-bit mode, it is only necessary to write to the two upper bytes; a write to the lower byte has no effect on the output.

The code may be given in either straight binary or offset two's complement format. This is controlled by the DF bit in the Command Register (see the register description in Table 13 for details). The two data format options and the 16- or 20-bit option give rise to four transfer functions, which are shown in Table 8. For reference, several ideal output voltages for given input codes are shown in Table 9.

Note that the DIR code can also be considered a 24-bit number. This may be convenient in software. In this case the transfer functions for 16- and 20-bit modes are the same, except that in 16-bit mode the code is truncated by eight bits, and in 20-bit mode the code is truncated by four bits.

**Table 8. Transfer Functions** 

DATA FORMAT	20-BIT MODE	16-BIT MODE
Offset two's complement	$V_{OUT} = 2V_{REF} \frac{\text{code} + 2^{19}}{2^{20}}$	$V_{OUT} = 2V_{REF} \frac{code + 2^{15}}{2^{16}}$
Straight binary	$V_{OUT} = 2V_{REF} \frac{code}{2^{20}}$	$V_{OUT} = 2V_{REF} \frac{code}{2^{16}}$

**Table 9. Example Output Voltages** 

APPROXIMATE OUTPUT	DESCULITION	DATA FORMAT	CODE	DIR CONTENT (1)
VOLTAGE	RESOLUTION	DATA FORMAT	CODE	DIR CONTENT (1)
	16-bit	Two's complement	8000h	8000xxh
0V	10-51	Straight binary	0000h	0000xxh
OV	20-bit	Two's complement	8000h	80000xh
	20-011	Straight binary	0000h	00000xh
	16-bit	Two's complement	0000h	0000xxh
2.5V		Straight binary	8000h	8000xxh
2.5 V		Two's complement	0000h	00000xh
	20-011	Straight binary	8000h	80000xh
	16-bit	Two's complement	7FFFh	7FFFxxh
5V	ומ-טונ	Straight binary	FFFFh	FFFFxxh
30	20-bit	Two's complement	7FFFFh	7FFFxh
	ZU-DIL	Straight binary	FFFFFh	FFFFFxh

(1) x = Do not care



### **Fast Settling Mode**

To speed up settling, the DAC1220 can change the cutoff frequency of its output filter. Raising the cutoff frequency causes the DAC1220 to settle faster, but at the expense of higher noise. The adaptive filtering mode provides a good compromise by increasing the filter frequency only while the DAC is changing its output by more than approximately 40mV. When the output has settled, the filter frequency is reduced again.

Adaptive filtering is controlled by the ADPT and DISF bits in the Command Register. The action of these bits together is described in Table 10.

**Table 10. Fast Settling Modes** 

ADPT (CMR bit 15)	DISF (CMR bit 4)	FAST SETTLING MODE
0	0	Fast settling only during > 40mV step
0	1	Disabled
1	0	Fast settling always on (filter cutoff increased)
1	1	Disabled

#### **REGISTERS**

The register map is shown in Table 11.

**Table 11. Register Memory Map** 

ADDRESS	CONTENT
0	DIR byte 2 (MSB)
1	DIR byte 1
2	DIR byte 0 (LSB)
3	Reserved
4	CMR byte 1 (MSB)
5	CMR byte 0 (LSB)
6	Reserved
7	Reserved
8	OCR byte 2 (MSB)
9	OCR byte 1
10	OCR byte 0 (LSB)
11	Reserved
12	FCR byte 2 (MSB)
13	FCR byte 1
14	FCR byte 0 (LSB)
15	Reserved

## **Command Register (CMR)**

The command register contains the configuration bits of the DAC1220. It is shown in Table 12. The bits in the command register are shown in Table 13.

Writes to the CMR take effect at the negative edge of SCLK during the last bit of the last byte of the write command.

**Table 12. Command Register** 

15	14	13	12	11	10	9	8
ADPT	CALPIN	Reserved	Reserved	Reserved	Reserved	CRST	Reserved
R/W-0	R/W-0	R-1 <sup>(1)</sup>	R-0	R-1	R-0	R/W-0	R-0
1) In early vers	sions of the DAC12	20, this bit was rw	<i>i</i> -0. See the <i>Calibi</i>	ration section for d	letails.		
7	6	5	4	3	2	1	0
7 RES	6 CLR	<b>5</b>	4 DISF	3 BD	<b>2</b> MSB	1	<b>0</b> MD

LEGEND: R = Read, W = Write



## **Table 13. Command Register Bits**

BIT(S)	NAME	VALUE	DESCRIPTION
15	ADPT		Controls adaptive filtering, if DISF is set, this bit has no effect.
		0	Adaptive filtering enabled (default).
		1	Adaptive filtering disabled.
14	CALPIN	0	Output is disconnected (high impedance) during calibration (default).
		1	Output is connected during calibration.
13	Reserved		Write '1' to this bit. On early versions of the device, this bit is writable and defaults to zero, but still should be set to '1'. On current devices this bit is read-only and always reads '1'. See the <i>Calibration</i> section for details.
12	Reserved		Read-only. Always '0'.
11	Reserved		Read-only. Always '0'.
10	Reserved		Read-only. Always '0'.
9	CRST		In Normal mode, writing '1' to this bit resets the calibration registers, setting OCR to 000000h and FCR to 800000h. In Normal mode, this bit always reads '0'.
			In Sleep mode, this bit is read/write, and has no effect.
			Writing '1' to this bit and switching to Normal mode at the same time will reset the calibration registers.
		0	Do not clear calibration registers.
		1	Clear calibration registers.
8	Reserved		Read-only. Always '0'.
7	RES		Selects resolution.
		0	16-bit resolution (default).
		1	20-bit resolution.
6	CLR		In Normal mode, writing '1' to this bit writes 0 to the data register.
			In Sleep mode, this bit is read/write, and has no effect.
			Writing '1' to this bit and switching to Normal mode at the same time will reset the data register.
			The actual voltage that the DAC1220 will output on setting this bit depends on the data format selected by DF. If DF is 1, zero gives 0V; if DF is 0, zero gives $V_{\text{REF}}$ (mid-scale).
		0	Do not clear calibration registers.
		1	Clear calibration registers.
5	DF		Selects binary number format of the data register.
		0	Offset two's complement (default).
		1	Straight binary.
4	DISF		Can be used to inhibit fast settling and/or adaptive filtering. See text for details.
		0	Fast settling and/or adaptive filtering enabled (default).
		1	Fast settling disabled; filter always at default cutoff.
3	BD		Selects address increment or decrement when reading or writing multiple bytes, except when writing to the command register. The command register is always
Ü			written to in increment mode (most significant byte first). Reads from the command register are according to this bit.
, and the second	-	0	

#### Table 13. Command Register Bits (continued)

BIT(S)	NAME	VALUE	DESCRIPTION
2	MSB		Selects the order in which bits are shifted in and out of the DAC1220, except when writing to the command register. The command register is always written to MSB first. Reads from the command register are according to this bit.
		0	Data is shifted MSB first (default).
		1	Data is shifted LSB first.
1-0	MD		Operating mode.
		00b	Normal mode (default).
		01b	Self calibration mode. (No other bits should be changed in the Command Register when setting this mode.)
		10b	Sleep mode.
		11b	Reserved.

#### Data Input Register (DIR)

The Data Input Register determines the output voltage in Normal mode.

In Sleep mode, writing to this register has no effect on the output, but the value is stored. The value in the DIR becomes effective immediately upon entering Normal mode.

After reset, the DIR contains zero.

See the section, *Setting the Output Voltage* for further details about the Data Input Register.

#### Offset Calibration Register (OCR)

The Offset Calibration Register contains a 24-bit two's complement value. This value is added to the value in the DIR before conversion by the DAC.

In Sleep mode, writing to this register has no effect on the output, but the value is stored. The value in the OCR becomes effective immediately upon entering Normal mode. After reset, the OCR contains zero. See the *Calibration* section for further details about the OCR.

## **Full-Scale Calibration Register (FCR)**

The Full-Scale Calibration Register stores the gain calibration constant. The content of the DIR is adjusted multiplicatively by this value before conversion by the DAC.

In Sleep mode, writing to this register has no effect on the output, but the value is stored. The value in the FCR becomes effective immediately upon entering Normal mode.

After reset, the FCR contains 800000h.

See the *Calibration* section for further details about the FCR.



#### APPLICATION INFORMATION

#### **Layout Recommendations**

The DAC1220 is a high-precision analog component incorporating digital elements. Achieving good precision is not difficult, but achieving excellent precision may require several attempts.

It is critical to supply a guard ring, or fill, around the  $C_1$  and  $C_2$  pins. The guard ring should be connected to the voltage reference. These nodes are very sensitive, and are good places for noise to couple through to the output. A ground fill on the opposite side of the board, or a ground plane, is also a good idea.

The capacitors themselves should be placed as near the pins as possible. In particular, the traces leading from  $C_1$  and  $C_2$  should be kept very short. The traces leading to  $V_{\text{OUT}}$  and  $V_{\text{REF}}$  can be longer.

It is also very important to route digital traces away from analog traces, so that their associated return currents will not couple into the analog side.

If a crystal is used, do not route the traces connecting the crystal to the device through vias, if possible, because this will increase the trace inductance and may affect startup and reliability. Keep the traces short, and place the crystal close to the device. Keep in mind that extra ground planes and trace lengths increase parasitic capacitance, and this should be deducted from the load capacitor values.

## **Software Considerations**

A key to communicating successfully with the DAC1220 is observing the delays in the interface timing diagrams. A violation of these delays, at best, results in lack of correct output; at worse, violating the delays can corrupt communications entirely.

Note that the delays are slightly different if chip-select  $(\overline{CS})$  is not being used.

Timing delays from the beginning of an SPI byte transmission are a common problem in microcontroller firmware that uses an SPI peripheral. Be sure that any delay routine begins once a byte has completed transmission, or add the byte transmission time to the delay time.

Some programmers may find that *bit-banging*, or direct manipulation of microcontroller I/O pins, is the easiest way to communicate with the DAC1220, because of the delays and direction changes required.

## Write-Only Interfacing

In some situations, such as isolated interfacing, it is inconvenient to use the DAC1220 bidirectionally, since the SDIO pin changes direction for readback. The DAC1220 can be used write-only. The following considerations apply:

- When used write-only, it is not possible to verify that the DAC1220 is operating using its serial interface alone. The operation of the DAC is open-loop.
- It may be helpful to wait at least 150ms-200ms after startup. This ensures that, in case the reset was a result of firmware problems and not power-up, any previous communication with the DAC has been cancelled by the I/O recovery timeout.
- When applying the SCLK reset pattern, which can be done in place of the above steps, allow time for the oscillator to start before applying the pattern. The pattern is detected based on oscillator cycles, so it will not be detected if the oscillator is not yet running.

#### Isolation

The DAC1220 serial interface allows for connection using as few as two wires. This is an advantage when galvanic isolation is required. An example isolated connection is shown in Figure 13. Here, chip-select is unused and therefore grounded, and the DAC1220 is being operated unidirectionally.

#### **DAC1220 Revisions**

As of this writing, there have been two released revisions of the DAC1220. The only difference between the two versions is bit 13 of the Command Register. In the first revision, this bit was writable, and defaulted to '0'. In the current revision, which was released in 1999, this bit is fixed at '1', and is not writable.

For first revision chips, always write a '1' to this bit. Although the bit is not critical, performance is not optimal unless this bit is set.

This does no harm in current revision chips, and ensures that first revision chips perform optimally.

#### **Definition of Terms**

**Differential Nonlinearity Error**—The difference between an actual step width and the ideal value of 1LSB. If the step width is exactly 1LSB, the differential nonlinearity error is zero. A differential nonlinearity specification of less than 1LSB ensures monotonicity.

**Drift**—The change in a parameter over temperature.

**Full-Scale Range (FSR)**—This is the magnitude of the typical analog output voltage range, which is  $2 \times V_{REF}$ . For example, when the converter is configured with a 2.5V reference, the Full-Scale range is 5.0V.

**Gain Error**—This error represents the difference in the slope between the actual and ideal transfer functions.

**Linearity Error**—The deviation of the actual transfer function from an ideal straight line between the data end points.

**Least Significant Bit (LSB) Weight**—This is the ideal change in voltage that the analog output changes with a change in the digital input code of 1LSB.

**Monotonicity**—Monotonicity assures that the analog output will increase or stay the same for increasing digital input codes.

**Offset Error**—The difference between the expected and actual output, when the output is zero. The value is calculated from measurements made when  $V_{OUT} = 20 \text{mV}$ .

**Settling Time**—The time it takes the output to settle to a new value after the digital code has been changed.

 $f_{XIN}$  —The frequency of the crystal oscillator or CMOS-compatible input signal at the  $X_{IN}$  input of the DAC1220.




Figure 13. Isolation for Two-Wire Interface



## **REVISION HISTORY**

Changes from Revision F (March, 2008) to Revision G								
Revised Table 4, Serial Interface Timing Characteristics; ch	anged INSR to command for all occurrences							
Changes from Revision E (December 2007) to Revision F	Page							
Updated device graphic to TI logo	1							
• Changed description of the 01b row in the 1-0 bits section of	of Table 13 16							

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(3)	(4)	(5)		(0)
DAC1220E	Active	Production	SSOP (DBQ)   16	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC 1220E
DAC1220E.B	Active	Production	SSOP (DBQ)   16	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC 1220E
DAC1220E/2K5	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC 1220E
DAC1220E/2K5.B	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC 1220E
DAC1220E/2K5G4	Active	Production	SSOP (DBQ)   16	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC 1220E
DAC1220EG4	Active	Production	SSOP (DBQ)   16	75   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC 1220E

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC1220E/2K5	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 24-Jul-2025



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	DAC1220E/2K5	SSOP	DBQ	16	2500	353.0	353.0	32.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DAC1220E	DBQ	SSOP	16	75	506.6	8	3940	4.32
DAC1220E.B	DBQ	SSOP	16	75	506.6	8	3940	4.32
DAC1220EG4	DBQ	SSOP	16	75	506.6	8	3940	4.32



SHRINK SMALL-OUTLINE PACKAGE



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated