
SCCS076 - OCTOBER 2001

- Function and Pinout Compatible With FCT and F Logic
- 25-Ω Output Series Resistors to Reduce Transmission-Line Reflection Noise
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Version of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- 3-State Outputs
- 12-mA Output Sink Current
   15-mA Output Source Current
- Edge-Triggered D-Type Inputs
- 250-MHz Typical Switching Rate

#### Q OR SO PACKAGE (TOP VIEW)



### description

The CY74FCT2574T is a high-speed, low-power, octal D-type flip-flop featuring separate D-type inputs for each flip-flop. On-chip termination resistors at the outputs reduce system noise caused by reflections. The CY74FCT2574T can replace the CY74FCT574T to reduce noise in an existing design. This device has 3-state outputs for bus-oriented applications. A buffered clock (CP) and output-enable  $(\overline{OE})$  inputs are common to all flip-flops. The CY74FCT2574T is identical to the CY74FCT2374T, except that on the CY74FCT2574T all outputs are on one side of the package and all inputs are on the other side. The flip-flops in the CY74FCT2574T store the state of their individual D inputs that meet the setup-time and hold-time requirements on the low-to-high CP transition. When  $\overline{OE}$  is low, the contents of the flip-flops are available at the outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. The state of  $\overline{OE}$  does not affect the state of the flip-flops.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### **ORDERING INFORMATION**

TA	PACI	(AGE <sup>†</sup>	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP - Q	Tape and reel	5.2	CY74FCT2574CTQCT	FCT2574C
	SOIC - SO	Tube	5.2	CY74FCT2574CTSOC	FCT2574C
-40°C to 85°C		Tape and reel	5.2	CY74FCT2574CTSOCT	FC12574C
-40 C to 65 C	QSOP - Q	Tape and reel	6.5	CY74FCT2574ATQCT	FCT2574A
	SOIC - SO	Tube	10	CY74FCT2574TSOC	FCT2574
	3010 = 30	Tape and reel	10	CY74FCT2574TSOCT	FC12574


<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE**

	INPUTS		OUTPUT
D	СР	OE	0
Н	1	L	Н
L	$\uparrow$	L	L
Х	X	Н	Z

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedance state, ↑ = Low-to-high clock transition

### logic diagram (positive logic)





SCCS076 - OCTOBER 2001

### absolute maximum rating over operating free-air temperature range (unless otherwise noted)

Supply voltage range to ground potential	0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 1): Q package	68°C/W
SO package	58°C/W
Ambient temperature range with power applied, T <sub>A</sub>	$-65^{\circ}$ C to $135^{\circ}$ C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ІОН	High-level output current			-15	mA
loL	Low-level output current			12	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

### CY74FCT2574T 8-BIT REGISTER WITH 3-STATE OUTPUTS

SCCS076 - OCTOBER 2001

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK	$V_{CC} = 4.75 \text{ V},$	$I_{IN} = -18 \text{ mA}$			-0.7	-1.2	V
Voн	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -15 \text{ mA}$		2.4	3.3		V
V <sub>OL</sub>	$V_{CC} = 4.75 \text{ V},$	I <sub>OL</sub> = 12 mA			0.3	0.55	V
ROUT	$V_{CC} = 4.75 \text{ V},$	I <sub>OL</sub> = 12 mA		20	25	40	Ω
$V_{hys}$	All inputs				0.2		V
lį	$V_{CC} = 5.25 \text{ V},$	$V_{IN} = V_{CC}$				5	μΑ
lін	$V_{CC} = 5.25 \text{ V},$			±1	μΑ		
Ι <sub>Ι</sub> Γ	$V_{CC} = 5.25 \text{ V},$			±1	μΑ		
lozh	$V_{CC} = 5.25 \text{ V},$			10	μΑ		
lozL	$V_{CC} = 5.25 \text{ V},$	$_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 0.5 \text{ V}$					μΑ
los <sup>‡</sup>	$V_{CC} = 5.25 \text{ V},$	V <sub>OUT</sub> = 0 V	-60	-120	-225	mA	
l <sub>off</sub>	$V_{CC} = 0 V$	V <sub>OUT</sub> = 4.5 V			±1	μΑ	
lcc	$V_{CC} = 5.25 \text{ V},$	$V_{IN} \le 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2	mA
ΔlCC	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3$	.4 V $\S$ , f <sub>1</sub> = 0, Outputs ope	en		0.5	2	mA
I <sub>CCD</sub> ¶		s open, One input switching or $V_{IN} \ge V_{CC} - 0.2 \text{ V}$	ng at 50% duty cycle,		0.06	0.12	mA/ MHz
	V <sub>CC</sub> = 5.25 V,	One bit switching at f <sub>1</sub> = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{V}$		0.7	1.4	
l <sub>C</sub> #	Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4	mA
ıC	<u>f</u> <sub>0</sub> = 10 MHz, OE = GND	Eight bits switching at f <sub>1</sub> = 2.5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$	1.6		3.2	IIIA
		at 50% duty cycle	V <sub>IN</sub> = 3.4 V or GND		3.9	12.2	
C <sub>i</sub>					5	10	pF
Co					9	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

 $^{\#}$ IC = ICC +  $\Delta$ ICC  $\times$  DH  $\times$  NT + ICCD ( $f_0/2 + f_1 \times N_1$ )

Where:

I<sub>C</sub> = Total supply current

ICC = Power-supply current with CMOS input levels

 $\Delta I_{CC}$  = Power-supply current for a TTL high input ( $V_{IN}$  = 3.4 V)

D<sub>H</sub> = Duty cycle for TTL inputs high N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>

ICCD = Dynamic current caused by an input transition pair (HLH or LHL)

f<sub>0</sub> = Clock frequency for registered devices, otherwise zero

f<sub>1</sub> = Input signal frequency

N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>

All currents are in milliamperes and all frequencies are in megahertz.

Values for these conditions are examples of the I<sub>CC</sub> formula.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, Ios tests should be performed last.

<sup>§</sup> Per TTL-driven input ( $V_{IN} = 3.4 \text{ V}$ ); all other inputs at  $V_{CC}$  or GND

<sup>¶</sup> This parameter is derived for use in total power-supply calculations.

SCCS076 - OCTOBER 2001


# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY74FCT2574T		CY74FCT	2574AT	CY74FCT2	2574CT	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>W</sub>	Pulse duration, CP	7		5		4		ns
t <sub>su</sub>	Setup time, data before CP↑	2		2		1.5		ns
t <sub>h</sub>	Hold time, data after CP↑	1.5		1.5		1		ns

### switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	O CY74FCT2574T C		CY74FCT2574T CY74FCT2574AT		CY74FCT2	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNII
<sup>t</sup> PLH	СР	0	2	10	2	6.5	2	5.2	ns
t <sub>PHL</sub>		O	2	10	2	6.5	2	5.2	
<sup>t</sup> PZH	ŌĒ	0	1.5	12.5	1.5	6.5	1.5	6.2	20
tpZL		U	1.5	12.5	1.5	6.5	1.5	6.2	ns
<sup>t</sup> PHZ	ŌĒ	0	1.5	8	1.5	1.5 5.5 1.5 5			
t <sub>PLZ</sub>	OE OE	0	1.5	8	1.5	5.5	1.5	5	ns

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CY74FCT2574ATQCT	Active	Production	SSOP (DBQ)   20	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2574A
CY74FCT2574ATQCT.B	Active	Production	SSOP (DBQ)   20	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2574A
CY74FCT2574ATSOC	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2574A
CY74FCT2574ATSOC.B	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2574A
CY74FCT2574CTQCT	Active	Production	SSOP (DBQ)   20	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2574C
CY74FCT2574CTQCT.B	Active	Production	SSOP (DBQ)   20	2500   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT2574C
CY74FCT2574CTSOC	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2574C
CY74FCT2574CTSOC.B	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT2574C

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

### **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Jun-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT2574ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT2574CTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 10-Jun-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	SPQ Length (mm) Wid		Height (mm)	
CY74FCT2574ATQCT	SSOP	DBQ	20	2500	356.0	356.0	35.0	
CY74FCT2574CTQCT	SSOP	DBQ	20	2500	356.0	356.0	35.0	

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Jun-2025

### **TUBE**




### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CY74FCT2574ATSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT2574ATSOC.B	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT2574CTSOC	DW	SOIC	20	25	507	12.83	5080	6.6
CY74FCT2574CTSOC.B	DW	SOIC	20	25	507	12.83	5080	6.6

DBQ (R-PDSO-G20)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AD.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated