
- **Function, Pinout, and Drive Compatible** With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of **Equivalent FCT Functions**
- **Edge-Rate Control Circuitry for Significantly Improved Noise** Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and **Output Logic Levels**
- CY54FCT163T
 - 32-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT163T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current


description

high-speed The 'FCT163T devices are synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers. These devices have two

CY74FCT163CT...Q OR SO PACKAGE (TOP VIEW)



CY54FCT163T . . . L PACKAGE (TOP VIEW)



NC - No internal connection

types of count-enable (CEP and CET) inputs, plus a terminal-count (TC) output for versatility in forming synchronous multistaged counters. The 'FCT163T devices have a synchronous-reset ($\overline{\sf SR}$) input that overrides counting and parallel loading, and allows the outputs to be reset simultaneously on the rising edge of the clock.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

PIN DESCRIPTION

NAME	DESCRIPTION
CEP	Count-enable parallel input
CET	Count-enable trickle input
CP	Clock pulse input (active rising edge)
SR	Synchronous-reset input (active low)
Р	Parallel data inputs
PE	Parallel-enable input (active low)
Q	Flip-flop outputs
TC	Terminal-count output



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of



ORDERING INFORMATION

TA	PACI	(AGE [†]	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	QSOP - Q	Tape and reel	5.8	CY74FCT163CTQCT	FT163-3	
–40°C to 85°C	SOIC - SO	Tube	5.8	CY74FCT163CTSOC	FCT163C	
		Tape and reel	5.8	CY74FCT163CTSOCT	FC1163C	
–55°C to 125°C	LCC – L	Tube	11.5	CY54FCT163TLMB		


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INP	UTS	ACTION ON THE RISING									
SR	PE	CET	CEP	CLOCK EDGE(S)								
L	Χ	Х	Χ	Reset (clear)								
Н	L	X	Χ	$\text{Load }(P_n \to Q_n)$								
Н	Н	Н	Н	Count (incremental)								
Н	Н	L	Χ	No change (hold)								
Н	Н	X	L	No change (hold)								

H = High logic level, L = Low logic level, X = Don't care

logic diagram (positive logic)



SCCS015A - MAY 1994 - REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): Q package	90°C/W
SO package	57°C/W
Ambient temperature range with power applied, T _A	−65°C to 135°C
Storage temperature range, T _{stq}	−65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		CY54FCT163T			CY74FCT163T			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	ONIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ІОН	High-level output current			-12			-32	mA
loL	Low-level output current			32			64	mA
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COMPITIONS	CY	'54FCT16	3T	CY	74FCT16	3T	UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
Viii	$V_{CC} = 4.5 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$		-0.7	-1.2				V
VIK	$V_{CC} = 4.75 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$					-0.7	-1.2	V
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -12 \text{ mA}$	2.4	3.3					
Voн	V _{CC} = 4.75 V I _{OH} = -32 mA				2			V
	$I_{OH} = -15 \text{ mA}$				2.4	3.3		
VOL	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 32 \text{ mA}$		0.3	0.55				V
VOL	$V_{CC} = 4.75 \text{ V}, I_{OL} = 64 \text{ mA}$					0.3	0.55	V
V_{hys}	All inputs		0.2			0.2		V
1,	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = V_{CC}$			5				μА
lį	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = V_{CC}$						5	μΛ
l _{IH}	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$			±1				μΑ
ΊΗ	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$						±1	μΛ
l	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$			±1				μΑ
IIL	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$						±1	μΛ
l last	V _{CC} = 5.5 V, V _{OUT} = 0 V	-60	-120	-225				mA
los [‡]	V _{CC} = 5.25 V, V _{OUT} = 0 V				-60	-120	-225	ША
l _{off}	$V_{CC} = 0 \text{ V}, \qquad V_{OUT} = 4.5 \text{ V}$			±1			±1	μΑ
laa	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.1	0.2				mA
lcc	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.1	0.2	IIIA
Alee	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.4 \text{ V}$, $f_1 = 0$, Outputs open		0.2	2				mA
∆ICC	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.4 \text{ V}$, $f_1 = 0$, Outputs open					0.2	2	ША
ICCD¶	$\begin{split} &V_{CC} = 5.5 \text{ V, Load mode, Outputs open,} \\ &\text{One bit switching at } 50\% \underline{\text{duty}} \text{ cycle,} \\ &\text{CEP} = \text{CET} = \overline{\text{PE}} = \text{GND, } \overline{\text{SR}} = \text{V}_{CC}, \\ &V_{IN} \leq 0.2 \text{ V or } V_{IN} \geq \text{V}_{CC} - 0.2 \text{ V} \end{split}$		0.06	0.12				mA/
"CCD"	V_{CC} = 5.25 V, Load mode, Outputs open, One bit switching at 50% duty cycle, CEP = CET = PE = GND, SR = V _{CC} , V _{IN} \leq 0.2 V or V _{IN} \geq V _{CC} $-$ 0.2 V					0.06	0.12	MHz

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



^{*} Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, Ios tests should be performed last.

 $[\]$ Per TTL-driven input ($V_{IN} = 3.4 \text{ V}$); all other inputs at V_{CC} or GND

[¶] This parameter is derived for use in total power-supply calculations.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITION	ic	CY	54FCT16	3T	CY	74FCT16	3T	UNIT
PARAMETER		TEST CONDITION	vo	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
	V _{CC} = 5.5 V, Load mode,	One bit switching at f ₁ = 5 MHz at	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
IC#	$f_0 = 10 \text{ MHz},$ Outputs open, CEP = CET = $PE = GND,$ $SR = VCC$	50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.2	3.4				
		Four bits switching at f ₁ = 5 MHz at 50% duty cycle	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		1.6	3.2				
			V _{IN} = 3.4 V or GND		2.9	8.2				mA
ıC	V _{CC} = 5.25 V, f ₀ = 10 MHz, Load mode, Outputs open, CEP = CET = PE = GND,	One bit switching at f ₁ = 5 MHz at	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	ША
		50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1.2	3.4	
		ET = switching at	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					1.6	3.2	
	SR = V _{CC}	f ₁ = 5 MHz at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					2.9	8.2	
C _i					5	10		5	10	pF
Co					9	12		9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 $^{\#}I_{C}$ = $I_{CC} + \Delta I_{CC} \times D_{H} \times N_{T} + I_{CCD} (f_{0}/2 + f_{1} \times N_{1})$

Where:

IC = Total supply current

I_{CC} = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

Values for these conditions are examples of the I_{CC} formula.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			CY54FC	T163T	T CY74FCT163CT		LINUT	
			MIN	MAX	MIN	MAX	UNIT	
	Dulas duration high arlaw	Clock (load)	5		4			
t _W	Pulse duration, high or low	Clock (count)	8		5		ns	
		P before CP↑	5.5		3.5			
t _{su}	Setup time, high or low	PE or SR before CP↑	13.5		7.6		ns	
		CEP or CET before CP↑	13		7.6			
		P after CP↑	2		1.5			
th	Hold time, high or low	PE or SR after CP↑	1.5		1		ns	
		CEP or CET after CP↑	0		0			




CY54FCT163T, CY74FCT163T 4-BIT BINARY COUNTERS

SCCS015A - MAY 1994 - REVISED OCTOBER 2001

switching characteristics over operating free-air temperature range (see Figure 1)

	PARAMETER	FROM	то	CY54FC	T163T	CY74FC1	UNIT	
	PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	Propagation delay	СР	Q	2	11.5	1.5	5.8	no
tPHL	(PE high)	CP	y	2	11.5	1.5	5.8	ns
^t PLH	Propagation delay	СР	TC	2	10	1.5	5.2	ns
tPHL	(PE low)	GF .	10	2	10	1.5	5.2	115
tPLH		СР	TC	2	16.5	1.5	7.8	ns
^t PHL		GF	10	2	16.5	1.5	7.8	115
t _{PLH}		CET	TC	1.5	9	1.5	4.4	ne
tPHL		OLI	10	1.5	9	1.5	4.4	ns

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
CY54FCT163TLMB	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CY54FCT 163TLMB
CY74FCT163CTQCT	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT163-3
CY74FCT163CTQCT.B	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT163-3
CY74FCT163CTQCTG4	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT163-3
CY74FCT163CTQCTG4.B	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT163-3
CY74FCT163CTSOC	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT163C
CY74FCT163CTSOC.B	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT163C

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT163CTQCT	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
CY74FCT163CTQCTG4	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 18-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT163CTQCT	SSOP	DBQ	16	2500	353.0	353.0	32.0
CY74FCT163CTQCTG4	SSOP	DBQ	16	2500	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CY54FCT163TLMB	FK	LCCC	20	55	506.98	12.06	2030	NA
CY74FCT163CTSOC	DW	SOIC	16	40	506.98	12.7	4826	6.6
CY74FCT163CTSOC.B	DW	SOIC	16	40	506.98	12.7	4826	6.6

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated