- **Function, Pinout, and Drive Compatible With FCT and F Logic**
- **Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions**
- **Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics**
- **I_{off} Supports Partial-Power-Down Mode Operation**
- **Matched Rise and Fall Times**
- **Fully Compatible With TTL Input and Output Logic Levels**
- **ESD Protection Exceeds JESD 22**
  - **2000-V Human-Body Model (A114-A)**
  - **200-V Machine Model (A115-A)**
  - **1000-V Charged-Device Model (C101)**
- **CY54FCT157T**
  - **32-mA Output Sink Current**
  - **12-mA Output Source Current**
- **CY74FCT157T**
  - **64-mA Output Sink Current**
  - **32-mA Output Source Current**
- **3-State Outputs**

CY74FCT157T . . . Q OR SO PACKAGE
(TOP VIEW)

S	1	16	V_{CC}
I_{0a}	2	15	$\overline{E}$
I_{1a}	3	14	I_{0d}
Y_a	4	13	I_{1d}
I_{0b}	5	12	Y_d
I_{1b}	6	11	I_{0c}
Y_b	7	10	I_{1c}
GND	8	9	Y_c

CY54FCT157T . . . L PACKAGE
(TOP VIEW)

Top pins: I_{0a} (3), S (2), NC (1), V_{CC} (20), $\overline{E}$ (19)

Left pins: I_{1a} (4), Y_a (5), NC (6), I_{0b} (7), I_{1b} (8)

Right pins: I_{0d} (18), I_{1d} (17), NC (16), Y_d (15), I_{0c} (14)

Bottom pins: Y_b (9), GND (10), NC (11), Y_c (12), I_{1c} (13)

NC – No internal connection

description

The 'FCT157T devices are quad two-input multiplexers that select four bits of data from two sources under the control of a common data-select (S) input. The output-enable ($\overline{E}$) input is active low. When $\overline{E}$ is high, all of the outputs (Y) are forced low, regardless of all other input conditions.

Moving data from two groups of registers to four common output buses is a common use of the 'FCT157T devices. The state of S determines the particular register from which the data comes. It also can be used as a function generator. These devices are useful for implementing highly irregular logic by generating any 4 of the 16 different functions of 2 variables, with 1 variable common.

The 'FCT157T devices are logic implementations of a four-pole, two-position switch, where the position of the switch is determined by the logic levels at S.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TEXAS INSTRUMENTS

PIN DESCRIPTION

NAME	DESCRIPTION
S	Common select input
$\overline{E}$	Enable inputs (active low)
I_0	Data inputs from source 0
I_1	Data inputs from source 1
Y	Noninverted outputs

ORDERING INFORMATION

| T_A	PACKAGE†		SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
−40°C to 85°C	QSOP – Q	Tape and reel	4.3	CY74FCT157CTQCT	FT157-3
	SOIC – SO	Tube	4.3	CY74FCT157CTSOC	FCT157C
		Tape and reel	4.3	CY74FCT157CTSOCT	
	QSOP – Q	Tape and reel	5	CY74FCT157ATQCT	FT157-1
	SOIC – SO	Tube	5	CY74FCT157ATSOC	FCT157A
		Tape and reel	5	CY74FCT157ATSOCT	
−55°C to 125°C	LCC – L	Tube	5.8	CY54FCT157ATLMB	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
 available at www.ti.com/sc/package.

FUNCTION TABLE

INPUTS				OUTPUT
$\overline{E}$	S	I_0	I_1	Y
H	X	X	X	L
L	H	X	L	L
L	H	X	H	H
L	L	L	X	L
L	L	H	X	H

H = High logic level, L = Low logic level,
X = Don't care

logic diagram (positive logic)

Pin numbers shown are for the Q and SO packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range to ground potential .... –0.5 V to 7 V
DC input voltage range .... –0.5 V to 7 V
DC output voltage range .... –0.5 V to 7 V
DC output current (maximum sink current/pin) .... 120 mA
Package thermal impedance, θ_{JA} (see Note 1): Q package .... 90°C/W
                                                     SO package .... 57°C/W
Ambient temperature range with power applied, T_A .... –65°C to 135°C
Storage temperature range, T_{stg} .... –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
  functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.
  Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1:   The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 2)

		CY54FCT157T			CY74FCT157T			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
I_{OH}	High-level output current			−12			−32	mA
I_{OL}	Low-level output current			32			64	mA
T_A	Operating free-air temperature	−55		125	−40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		CY54FCT157T			CY74FCT157T			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	V_{CC} = 4.5 V,	I_{IN} = −18 mA		−0.7	−1.2				V
	V_{CC} = 4.75 V,	I_{IN} = −18 mA					−0.7	−1.2	
V_{OH}	V_{CC} = 4.5 V,	I_{OH} = −12 mA	2.4	3.3					V
	V_{CC} = 4.75 V	I_{OH} = −32 mA				2			
		I_{OH} = −15 mA				2.4	3.3		
V_{OL}	V_{CC} = 4.5 V,	I_{OL} = 32 mA		0.3	0.55				V
	V_{CC} = 4.75 V,	I_{OL} = 64 mA					0.3	0.55	
V_{hys}	All inputs			0.2			0.2		V
I_I	V_{CC} = 5.5 V,	V_{IN} = V_{CC}			5				µA
	V_{CC} = 5.25 V,	V_{IN} = V_{CC}						5	
I_{IH}	V_{CC} = 5.5 V,	V_{IN} = 2.7 V			±1				µA
	V_{CC} = 5.25 V,	V_{IN} = 2.7 V						±1	
I_{IL}	V_{CC} = 5.5 V,	V_{IN} = 0.5 V			±1				µA
	V_{CC} = 5.25 V,	V_{IN} = 0.5 V						±1	
I_{OZH}	V_{CC} = 5.5 V,	V_{OUT} = 2.7 V			10				µA
	V_{CC} = 5.25 V,	V_{OUT} = 2.7 V						10	
I_{OZL}	V_{CC} = 5.5 V,	V_{OUT} = 0.5 V			−10				µA
	V_{CC} = 5.25 V,	V_{OUT} = 0.5 V						−10	
I_{OS}‡	V_{CC} = 5.5 V,	V_{OUT} = 0 V	−60	−120	−225				mA
	V_{CC} = 5.25 V,	V_{OUT} = 0 V				−60	−120	−225	
I_{off}	V_{CC} = 0 V,	V_{OUT} = 4.5 V			±1			±1	µA
I_{CC}	V_{CC} = 5.5 V, V_{IN} ≤ 0.2 V, V_{IN} ≥ V_{CC} − 0.2 V			0.1	0.2				mA
	V_{CC} = 5.25 V, V_{IN} ≤ 0.2 V, V_{IN} ≥ V_{CC} − 0.2 V						0.1	0.2	
ΔI_{CC}	V_{CC} = 5.5 V, V_{IN} = 3.4 V§, f_1 = 0, Outputs open			0.5	2				mA
	V_{CC} = 5.25 V, V_{IN} = 3.4 V§, f_1 = 0, Outputs open						0.5	2	

† Typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

§ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS			CY54FCT157T			CY74FCT157T			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
I_{CCD}¶	V_{CC} = 5.5 V, One input switching at 50% duty cycle, Outputs open, $\overline{E}$ = GND, $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V				0.06	0.12				mA/ MHz
	V_{CC} = 5.25 V, One input switching at 50% duty cycle, Outputs open, $\overline{E}$ = GND, $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V							0.06	0.12	
I_C#	V_{CC} = 5.5 V, Outputs open, $\overline{E}$ = GND	One input switching at f_1 = 10 MHz at 50% duty cycle	$V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V		0.7	1.4				mA
			V_{IN} = 3.4 V or GND		1	2.4				
		Four bits switching at f_1 = 2.5 MHz at 50% duty cycle	$V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V		0.7	1.4‖				
			V_{IN} = 3.4 V or GND		1.7	5.4‖				
	V_{CC} = 5.25 V, Outputs open, $\overline{E}$ = GND	One input switching at f_1 = 10 MHz at 50% duty cycle	$V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V					0.7	1.4	
			V_{IN} = 3.4 V or GND					1	2.4	
		Four bits switching at f_1 = 2.5 MHz at 50% duty cycle	$V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V					0.7	1.4‖	
			V_{IN} = 3.4 V or GND					1.7	5.4‖	
C_i					5	10		5	10	pF
C_O					9	12		9	12	pF

† Typical values are at V_{CC} = 5 V, T_A = 25°C.
¶ This parameter is derived for use in total power-supply calculations.
# $I_C = I_{CC} + \Delta I_{CC} \times D_H \times N_T + I_{CCD}(f_0/2 + f_1 \times N_1)$
  Where:
  I_C = Total supply current
  I_{CC} = Power-supply current with CMOS input levels
  ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)
  D_H = Duty cycle for TTL inputs high
  N_T = Number of TTL inputs at D_H
  I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)
  f_0 = Clock frequency for registered devices, otherwise zero
  f_1 = Input signal frequency
  N_1 = Number of inputs changing at f_1
  All currents are in milliamperes and all frequencies are in megahertz.
‖ Values for these conditions are examples of the I_{CC} formula.

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CY54FCT157AT		CY74FCT157AT		CY74FCT157CT		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	I	Y	1.5	5.8	1.5	5	1.5	4.3	ns
t_{PHL}			1.5	5.8	1.5	5	1.5	4.3	
t_{PLH}	$\overline{E}$	Y	1.5	7.4	1.5	6	1.5	4.8	ns
t_{PHL}			1.5	7.4	1.5	6	1.5	4.8	
t_{PLH}	S	Y	1.5	8.1	1.5	7	1.5	5.2	ns
t_{PHL}			1.5	8.1	1.5	7	1.5	5.2	

TEXAS
INSTRUMENTS

PARAMETER MEASUREMENT INFORMATION

LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS

LOAD CIRCUIT FOR 3-STATE OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open

VOLTAGE WAVEFORMS PULSE DURATION

VOLTAGE WAVEFORMS SETUP AND HOLD TIMES

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable part number (1)	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-9220803M2A	Active	Production	LCCC (FK) | 20	55 | TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9220803M2A
CY74FCT157ATDR	Active	Production	SOIC (D) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT157AT
CY74FCT157ATDR.B	Active	Production	SOIC (D) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT157AT
CY74FCT157ATSOC	Active	Production	SOIC (DW) | 16	40 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT157A
CY74FCT157ATSOC.B	Active	Production	SOIC (DW) | 16	40 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT157A
CY74FCT157CTD	Active	Production	SOIC (D) | 16	40 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT157CT
CY74FCT157CTD.B	Active	Production	SOIC (D) | 16	40 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT157CT
CY74FCT157CTQCT	Active	Production	SSOP (DBQ) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT157-3
CY74FCT157CTQCT.B	Active	Production	SSOP (DBQ) | 16	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT157-3
CY74FCT157CTSOC	Active	Production	SOIC (DW) | 16	40 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT157C
CY74FCT157CTSOC.B	Active	Production	SOIC (DW) | 16	40 | TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT157C
CY74FCT157CTSOCT	Active	Production	SOIC (DW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT157C
CY74FCT157CTSOCT.B	Active	Production	SOIC (DW) | 16	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT157C

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT157ATDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CY74FCT157CTQCT	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
CY74FCT157CTSOCT	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT157ATDR	SOIC	D	16	2500	340.5	336.1	32.0
CY74FCT157CTQCT	SSOP	DBQ	16	2500	353.0	353.0	32.0
CY74FCT157CTSOCT	SOIC	DW	16	2000	350.0	350.0	43.0

TUBE

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9220803M2A	FK	LCCC	20	55	506.98	12.06	2030	NA
CY74FCT157ATSOC	DW	SOIC	16	40	506.98	12.7	4826	6.6
CY74FCT157ATSOC.B	DW	SOIC	16	40	506.98	12.7	4826	6.6
CY74FCT157CTD	D	SOIC	16	40	507	8	3940	4.32
CY74FCT157CTD.B	D	SOIC	16	40	507	8	3940	4.32
CY74FCT157CTSOC	DW	SOIC	16	40	506.98	12.7	4826	6.6
CY74FCT157CTSOC.B	DW	SOIC	16	40	506.98	12.7	4826	6.6

IMPORTANT NOTICE AND DISCLAIMER