SCCS012B - MAY 1994 - REVISED NOVEMBER 2001

 Function, Pinout, and Drive Compatible With FCT, F Logic, and AM29818 	D, P, Q, OR SO PACKAGE (TOP VIEW)
 Reduced V_{OH} (Typically = 3.3 V) Version of Equivalent FCT Functions 	OE 1 24 V _{CC} DCLK 2 23 MODE
 Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics 	$ \begin{array}{ccccccccccccccccccccccccccccccccccc$
 I_{off} Supports Partial-Power-Down Mode Operation 	D ₃ [] 6 19]] Y ₃ D ₄ [] 7 18]] Y ₄
Matched Rise and Fall Times	$D_5 \begin{bmatrix} 8 & 17 \end{bmatrix} Y_5$
 Fully Compatible With TTL Input and Output Logic Levels 	D ₆ 9 16 Y ₆ D ₇ 10 15 Y ₇ SDI 11 14 SDO
8-Bit Pipeline and Shadow Register	GND [12 13] PCLK
 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 	

- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- **CY29FCT818CT**
 - 64-mA Output Sink Current
 - 32-mA Output Source Current
- CY29FCT818ATDMB
 - 20-mA Output Sink Current
 - 3-mA Output Source Current
- 3-State Outputs

description

The CY29FCT818T contains a high-speed 8-bit general-purpose data pipeline register and a high-speed 8-bit shadow register. The general-purpose register can be used in an 8-bit-wide data path for a normal system application. The shadow register is designed for applications such as diagnostics in sequential circuits, where it is desirable to load known data at a specific location in the circuit and to read the data at that location.

The shadow register can load data from the output of the device, and can be used as a right-shift register with bit-serial input (SDI) and output (SDO), using DCLK. The data register input is multiplexed to enable loading from the shadow register or from the data input pins, using PCLK. Data can be loaded simultaneously from the shadow register to the pipeline register, and from the pipeline register to the shadow register, provided setup-time and hold-time requirements are satisfied, with respect to the two independent clock inputs.

In a typical application, the general-purpose register in this device replaces an 8-bit data register in the normal data path of a system. The shadow register is placed in an auxiliary bit-serial loop that is used for diagnostics. During diagnostic operation, data is shifted serially into the shadow register, then transferred to the general-purpose register to load a known value into the data path. To read the contents at that point in the data path, the data is transferred from the data register into the shadow register, then shifted serially in the auxiliary diagnostic loop to make it accessible to the diagnostics controller. This data then is compared with the expected value to diagnose faulty operation of the sequential circuit.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested less otherwise noted. On all other products. production processing does not necessarily include testing of all pa

SCCS012B - MAY 1994 - REVISED NOVEMBER 2001

PAC	KAGE [†]	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING							
DIP – P	Tube	6	CY29FCT818CTPC	CY29FCT818CTPC							
QSOP – Q	Tape and reel	6	CY29FCT818CTQCT	29FCT818C							
5010 50	Tube	6	CY29FCT818CTSOC	29FCT818C							
3010 - 30	Tape and reel	6	CY29FCT818CTSOCT	291010100							
CDIP – D	Tube	12	CY29FCT818ATDMB								
	DIP – P QSOP – Q SOIC – SO	QSOP – Q Tape and reel SOIC – SO Tube Tape and reel	PACKAGEI(ns)DIP - PTube6QSOP - QTape and reel6SOIC - SOTube6Tape and reel6	PACKAGET(ns)PART NUMBERDIP - PTube6CY29FCT818CTPCQSOP - QTape and reel6CY29FCT818CTQCTSOIC - SOTube6CY29FCT818CTSOCTape and reel6CY29FCT818CTSOCT							

ORDERING INFORMATION


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

	INF	PUTS		OUTPUT	SHADOW	PIPELINE	OPERATION				
MODE	SDI	DCLK	PCLK	SDO	REGISTER	REGISTER	OFERATION				
L	х	Ŷ	х	S7	S ₀ ←SDI S _i ←S _{i−1}	NA	Serial shift; D ₇ –D ₀ output disabled				
L	Х	Х	\uparrow	S ₇	NA	P _i ←D _i	Load pipeline register from data input				
н	L	\uparrow	Х	L	S _i ←Y _i	NA	Load shadow register from Y output				
н	Н	\uparrow	Х	Н	Hold	NA	Hold shadow register; D7–D0 output enabled				
н	Х	Х	\uparrow	SDI	NA	P _i ←S _i	Load pipeline register from shadow register				

H = High logic level, L = Low logic level, X = Don't care, \uparrow Low-to-high transition, \leftarrow = Transfer direction, NA = Not applicable



logic diagram



absolute maximum rating over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range to ground potential	–0.5 V to 7 V
DC input voltage range	–0.5 V to 7 V
DC output voltage range	–0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ_{JA} (see Note 1): P package	67°C/W
(see Note 2): Q package	61°C/W
(see Note 2): SO package	46°C/W
Ambient temperature range with power applied, T _A	65°C to 135°C
Storage temperature range, T _{stg} e	35°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The package thermal impedance is calculated in accordance with JESD 51-3.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 3)

		CY29FCT818ATDMB			CY	29FCT81	8T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-3			-32	mA
IOL	Low-level output current			20			64	mA
ТА	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER		TEST CONDITIONS		CY29F	CT818A	ГОМВ	CY	29FCT81	8T	
PARAMETER		TEST CONDITIONS		MIN	түр†	MAX	MIN	TYP [†]	MAX	UNIT
Mar a	V _{CC} = 4.5 V,	I _{IN} = -18 mA			-0.7	-1.2				v
VIK	V _{CC} = 4.75 V,	I _{IN} = -18 mA						-0.7	-1.2	v
	V _{CC} = 4.5 V,	I _{OH} = –3 mA		2.4	3.3					
VOH	V _{CC} = 4.75 V	I _{OH} = -32 mA					2			V
	$v_{CC} = 4.75 v$	I _{OH} = -15 mA					2.4	3.3		
Ve	$V_{CC} = 4.5 V,$	I _{OL} = 20 mA			0.3	0.55				v
VOL	V _{CC} = 4.75 V,	I _{OL} = 64 mA						0.3	0.55	v
V _{hys}	All inputs				0.2			0.2		V
ΙĮ	V _{CC} = 5.5 V,	V _{IN} = V _{CC}				5				μA
	V _{CC} = 5.25 V,	$V_{IN} = V_{CC}$							5	μA
l	$V_{CC} = 5.5 V,$	V _{IN} = 2.7 V				±1				μA
lΉ	V _{CC} = 5.25 V,	V _{IN} = 2.7 V							±1	
l	$V_{CC} = 5.5 V,$	V _{IN} = 0.5 V				±1				μA
ΙL	V _{CC} = 5.25 V,	V _{IN} = 0.5 V							±1	μ-
1071	V _{CC} = 5.5 V,	V _{OUT} = 2.7 V				10				μA
IOZH	V _{CC} = 5.25 V,	V _{OUT} = 2.7 V							10	μΑ
1071	V _{CC} = 5.5 V,	V _{OUT} = 0.5 V				-10				μA
IOZL	V _{CC} = 5.25 V,	V _{OUT} = 0.5 V							-10	μΑ
leat	V _{CC} = 5.5 V,	V _{OUT} = 0 V		-60	-120	-225				mA
los‡	V _{CC} = 5.25 V,	V _{OUT} = 0 V					-60	-120	-225	
l _{off}	V _{CC} = 0 V,	V _{OUT} = 4.5 V				±1			±1	μA
ICC		$V_{IN} \leq 0.2 V$,			0.2	1.5				mA
.00		$V_{IN} \le 0.2 V$,						0.2	1.5	,
∆ICC		= 3.4 V\$, f ₁ = 0, Outpu		0.5	2				mA	
	V _{CC} = 5.25 V, V _{IN}	= 3.4 V§, f ₁ = 0, Outp	uts open					0.5	2	

[†] Typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND



SCCS012B - MAY 1994 - REVISED NOVEMBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER				CY29F	CT818A	TDMB	CY2	29FCT81	8T	LINUT
PARAMETER		TEST CONDITION	12	MIN	түр†	MAX	MIN	түр†	MAX	UNIT
		tputs open, One input D, $V_{IN} \le 0.2 \text{ V or } V_{IN} \ge 0.2 \text{ V}$	switching at 50% duty $\ge V_{CC} - 0.2 V$			0.25				mA/
ICCD [¶]		Dutputs open, One inputs GND , $V_{IN} \le 0.2$ V or							0.25	MHz
		One bit switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$			5.3				
	$V_{CC} = 5.5 V,$ Outputs open, $f_{0} = 10 MHz,$ $\overline{OE} = GND$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$			7.3				
			$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$			17.8				
IC#			$V_{IN} = 3.4 \text{ V or GND}$			30.8				
IC"		One bit switching at f ₁ = 5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \text{ V or} \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \end{array}$						5.3	mA
	$V_{CC} = 5.25 V,$ Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$						7.3	
	$f_0 = 10 \text{ MHz},$ $\overline{\text{OE}} = \text{GND}$	Eight bits and four controls switching	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ \text{or} \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$						17.8	
		at f ₁ = 5 MHz at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$						30.8	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

[†] Typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

¶ This parameter is derived for use in total power-supply calculations.

[#] IC = ICC + Δ ICC × D_H × N_T + ICCD (f₀/2 + f₁ × N₁)

Where:

I_C = Total supply current

ICC = Power-supply current with CMOS input levels

 ΔI_{CC} = Power-supply current for a TTL high input (V_{IN} = 3.4 V)

 D_{H} = Duty cycle for TTL inputs high

NT = Number of TTL inputs at DH

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

 f_0 = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N1 = Number of inputs changing at f1

All currents are in milliamperes and all frequencies are in megahertz.

Il Values for these conditions are examples of the I_{CC} formula.



timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


	PARAMETER		CY29FCT	818AT	CY29FCT	UNIT	
	PARAMETER		MIN	MAX	MIN	MAX	UNIT
	Pulse width	PCLK high and low	15		5		ns
tw		DCLK high and low	25		5		115
		D before PCLK1	6		2		
		MODE before PCLK [↑]	15		3.5		
		Y before DCLK↑	5		2		
t _{su}	Setup time	MODE before DCLK↑	12		3.5		ns
		SDI before DCLK1	10		3.5		
		DCLK before PCLK↑	LK↑ 15 3.5				
		PCLK before DCLK↑	45		8.5		
		D after PCLK↑	2		1.5		
		MODE after PCLK [↑]	0		0		
th	Hold time	Y after DCLK↑	5		1.5		ns
		MODE after DCLK [↑]	5		1.5		
		SDI after DCLK↑	0		0		

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY29FCT818AT	CY29FCT818CT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	UNIT	
	PCLK	Y	12	6		
÷ .	MODE	SDO	18	7.2		
^t pd	SDI	SDO	18	7.1	ns	
	DCLK	SDO	30	7.2		
t	OE	Y	20	8	ns	
^t PZL	DCLK	D	35	9		
to mu	OE	Y	20	8.5		
^t PZH	DCLK	D	30	9	ns	
t=: =	OE	Y	20	5.5		
^t PLZ	DCLK	D 45		5.5	ns	
taura	OE	Y	30	8		
^t PHZ	DCLK	D	90	8	ns	



SCCS012B - MAY 1994 - REVISED NOVEMBER 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
5962-9682701QLA	Active	Production	CDIP (JT) 24	15 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9682701QL
									A
									CY29FCT818ATDM
									В
CY29FCT818ATDMB	Active	Production	CDIP (JT) 24	15 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9682701QL
									A
									CY29FCT818ATDM
									В
CY29FCT818CTSOCT	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	29FCT818C
CY29FCT818CTSOCT.B	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	29FCT818C
CY29FCT818CTSOCTG4.B	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	29FCT818C

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative



www.ti.com

PACKAGE OPTION ADDENDUM

23-May-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TEXAS

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· ·	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY29FCT818CTSOCT	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Dec-2023



*All	dimensions	are	nominal	
------	------------	-----	---------	--

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY29FCT818CTSOCT	SOIC	DW	24	2000	350.0	350.0	43.0

MECHANICAL DATA

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

JT (R-GDIP-T**)

CERAMIC DUAL-IN-LINE

24 LEADS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated