


# CSD88599Q5DC 60V ハーフ ブリッジ NexFET™ パワー ブロック

### 1 特長

- ハーフブリッジ パワー ブロック
- 高密度 SON、占有面積 5mm×6mm
- 低い R<sub>DS(ON)</sub> により伝導損失を最小化 - 30A において Ploss 3.0W
- 放熱特性の優れた DualCool™ パッケージ
- インダクタンスの非常に低いパッケージ
- RoHS に準拠
- ハロゲン不使用
- 鉛フリーの端子メッキ処理


## 2 アプリケーション

- ブラシレス DC モータ制御用の三相ブリッジ
- 最大 12s バッテリの電動工具
- その他ハーフおよびフル ブリッジ トポロジ




Copyright © 2017, Texas Instruments Incorporated

#### パワー ブロックの回路図




### 3 概要

**CSD88599Q5DC 60V** パワー ブロックは、手持ち式工 具、コードレス ガーデン ツール、電動工具など大電流の モータ制御アプリケーションに最適化された設計です。こ のデバイスは、テキサス・インスツルメンツの積層ダイ テク ノロジを活用し、寄生インダクタンスを最小化するとともに、 省スペースで放熱特性の優れた DualCool™ 5mm × 6mm パッケージで完全なハーフ ブリッジを提供します。こ のパワーブロックデバイスは金属の上面が露出しており、 パッケージの上面から熱を引き出し、基板から逃がすため の簡単なヒートシンクとして機能するため、多くのモータ制 御用途で要求される大電流において優れた放熱性能を発 揮します。




底面図



上面図

### 製品情報

デバイス	数量	メディア	パッケージ	出荷形態				
CSD88599Q5DC	2500	13 インチ リール	SON	テープア				
CSD88599Q5DCT	250	7 インチ リール	5.00mm × 6.00mm プラスチック パッケージ	ンドリール				



電力損失と出力電流との関係



## **Table of Contents**

1 特長 1	5.4 Safe Operating Area (SOA) Curve	13
<b>2</b> アプリケーション1	5.5 Normalized Power Loss Curves	13
3 概要1	5.6 Design Example – Regulate Current to Maintain Safe Operation	13
4 Specifications 3 4.1 Absolute Maximum Ratings 3 4.2 Recommended Operating Conditions 3	5.7 Design Example – Regulate Board and Case Temperature to Maintain Safe Operation	
4.3 Power Block Performance	5.8 Layout	15
4.4 Thermal Information3	6 Device and Documentation Support	18
4.5 Electrical Characteristics4	6.1 ドキュメントの更新通知を受け取る方法	18
4.6 Typical Power Block Device Characteristics5	6.2 サポート・リソース	18
4.7 Typical Power Block MOSFET Characteristics7	6.3 Trademarks	18
5 Application and Implementation9	6.4 静電気放電に関する注意事項	18
5.1 Application Information9	6.5 用語集	
5.2 Brushless DC Motor With Trapezoidal Control 10	7 Revision History	
5.3 Power Loss Curves12	8 Mechanical, Packaging, and Orderable Information	

English Data Sheet: SLPS597

## 4 Specifications

## 4.1 Absolute Maximum Ratings

 $T_{.I} = 25^{\circ}C$  (unless otherwise noted)(1)

PARAMETER	CONDITIONS	MIN	MAX	UNIT
	V <sub>IN</sub> to P <sub>GND</sub>	-0.8	60	
Voltage	V <sub>SW</sub> to P <sub>GND</sub>	-0.3	60	V
Voltage	GH to SH	-20	20	v
	GL to P <sub>GND</sub>	-20	20	
Pulsed current rating, I <sub>DM</sub> <sup>(2)</sup>			400	Α
Power dissipation, P <sub>D</sub>			12	W
Avalanche energy, E <sub>AS</sub>	High-side FET, I <sub>D</sub> = 95A, L = 0.1mH		448	mJ
Avaianche energy, EAS	Low-side FET, I <sub>D</sub> = 95A, L = 0.1mH		448	1110
Operating junction temperature, T <sub>J</sub>		-55	150	°C
Storage temperature, T <sub>stg</sub>	-55	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 4.2 Recommended Operating Conditions

 $T_{.1} = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	MAX	UNIT
$V_{DD}$	Gate drive voltage		4.5	16	V
V <sub>IN</sub>	Input supply voltage <sup>(1)</sup>			54	V
$f_{\sf SW}$	Switching frequency	C <sub>BST</sub> = 0.1 μF (min)	5	50	kHz
I <sub>OUT</sub>	RMS motor winding current			40	Α
TJ	Operating temperature			125	°C

<sup>(1)</sup> Up to 42V input use one capacitor per phase, MLCC 10nF, 100V, X7S, 0402, PN: C1005X7S2A103K050BB from V<sub>IN</sub> to GND return. Between 42V to 54V input operation, add RC switch-node snubber as described in the セクション 5.8.1.1 section of this data sheet.

#### 4.3 Power Block Performance

T<sub>.1</sub> = 25°C (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>LOSS</sub>	Power loss <sup>(1)</sup>	$V_{IN} = 36V, V_{DD} = 10V,$ $I_{OUT} = 30A, f_{SW} = 20kHz,$ $T_{J} = 25^{\circ}C, duty cycle = 50\%,$ $L = 480\mu H$		3.0		W
P <sub>LOSS</sub>	Power loss	$V_{IN}$ = 36V, $V_{DD}$ = 10V, $I_{OUT}$ = 30A, $f_{SW}$ = 20kHz, $T_{J}$ = 125°C, duty cycle = 50%, L = 480 $\mu$ H		3.4		W

<sup>(1)</sup> Measurement made with eight 10μF 50V ±10% X5R (TDK C3225X5R1H106K250AB or equivalent) ceramic capacitors placed across V<sub>IN</sub> to P<sub>GND</sub> pins and using UCC27210DDAR 100V, 4A driver IC.

#### 4.4 Thermal Information

 $T_{.I} = 25^{\circ}C$  (unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
P	Junction-to-ambient thermal resistance (min Cu) <sup>(2)</sup>			125	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance (max Cu) <sup>(2)</sup> (1)			50	C/VV

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

3

<sup>(2)</sup> Single FET conduction, max  $R_{\theta JC}$  = 1.1°C/W, pulse duration  $\leq$  100 $\mu$ s, single pulse.



## 4.4 Thermal Information (続き)

T<sub>J</sub> = 25°C (unless otherwise stated)

		THERMAL METRIC	MIN	TYP	MAX	UNIT
	Para	Junction-to-case thermal resistance (top of package) <sup>(2)</sup>			2.1	°C/W
[	R <sub>eJC</sub>	Junction-to-case thermal resistance (V <sub>IN</sub> pin) <sup>(2)</sup>			1.1	C/VV

<sup>(1)</sup> Device mounted on FR4 material with 1in<sup>2</sup> (6.45cm<sup>2</sup>) Cu.

### 4.5 Electrical Characteristics

 $T_{.l} = 25^{\circ}C$  (unless otherwise stated)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CH	HARACTERISTICS	<u></u>				
BV <sub>DSS</sub>	Drain-to-source voltage	V <sub>GS</sub> = 0V, I <sub>DS</sub> = 250μA	60			V
I <sub>DSS</sub>	Drain-to-source leakage current	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 48V			1	μΑ
I <sub>GSS</sub>	Gate-to-source leakage current	V <sub>DS</sub> = 0V, V <sub>GS</sub> = 20V			100	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{DS} = 250 \mu A$	1.4	2.0	2.5	V
В	Drain to course on registance	V <sub>GS</sub> = 4.5V, I <sub>DS</sub> = 30A		2.5	3.3	m0
R <sub>DS(on)</sub>	Drain-to-source on-resistance	V <sub>GS</sub> = 10V, I <sub>DS</sub> = 30A		1.7	2.1	mΩ
9 <sub>fs</sub>	Transconductance $V_{DS} = 6V$ , $I_{DS} = 30A$ 130					S
DYNAMIC	CHARACTERISTICS	'			'	
C <sub>ISS</sub>	Input capacitance			3720	4840	pF
C <sub>OSS</sub>	Output capacitance	$V_{GS} = 0V, V_{DS} = 30V,$ f = 1MHz		670	870	pF
C <sub>RSS</sub>	Reverse transfer capacitance	,		12	16	pF
R <sub>G</sub>	Series gate resistance			0.9	1.8	Ω
Qg	Gate charge total (4.5 V)			21	27	nC
Q <sub>g</sub>	Gate charge total (10 V)			43	56	nC
Q <sub>gd</sub>	Gate charge gate-to-drain	$V_{DS} = 30V,$ $V_{DS} = 30A$		7.0		nC
Q <sub>gs</sub>	Gate charge gate-to-source	105 0071		10.1		nC
Q <sub>g(th)</sub>	Gate charge at V <sub>th</sub>			6.3		nC
Q <sub>OSS</sub>	Output charge	V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V		100		nC
t <sub>d(on)</sub>	Turnon delay time			9		ns
t <sub>r</sub>	Rise time	V <sub>DS</sub> = 30V, V <sub>GS</sub> = 10V,		20		ns
t <sub>d(off)</sub>	Turnoff delay time	$I_{DS} = 30A$ , $R_G = 0\Omega$		23		ns
t <sub>f</sub>	Fall time	3			ns	
DIODE CH	ARACTERISTICS		•		'	
V <sub>SD</sub>	Diode forward voltage	I <sub>DS</sub> = 30A, V <sub>GS</sub> = 0V		0.8	1.0	V
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DS</sub> = 30V, I <sub>F</sub> = 30A,		172		nC
t <sub>rr</sub>	Reverse recovery time	di/dt = 300A/µs		36		ns

Product Folder Links: CSD88599Q5DC


資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> R<sub>θJC</sub> is determined with the device mounted on a 1in<sup>2</sup> (6.45cm<sup>2</sup>), 2oz (0.071mm) thick Cu pad on a 1.5in × 1.5in (3.81cm × 3.81cm), 0.06in (1.52mm) thick FR4 board. R<sub>θJC</sub> is specified by design while R<sub>θJA</sub> is determined by the user's board design.



Max  $R_{\theta JA}$  = 50°C/W when mounted on 1in<sup>2</sup> (6.45cm<sup>2</sup>) of 2oz (0.071mm) thick Cu.



Max  $R_{\theta JA}$  = 125°C/W when mounted on minimum pad area of 2oz (0.071mm) thick Cu.

### 4.6 Typical Power Block Device Characteristics

The typical power block system characteristic curves ( $\boxtimes$  4-1 through  $\boxtimes$  4-6) are based on measurements made on a PCB design with dimensions of 4in (W) × 3.5in (L) × 0.062in (H) and 6 copper layers of 2oz copper thickness. See  $2000 \times 5$  section for detailed explanation.  $T_J = 125^{\circ}C$ , unless stated otherwise.





図 4-1. Power Loss vs Output Current



Power Loss, Normalized 0.9 0.8 0.7 0.6 0.5 50 0 25 75 -50 100 125 150 Junction Temperature (°C)  $V_{IN} = 36V$ D.C. = 50%  $V_{DD} = 10V$  $f_{SW} = 20kHz$  $L = 480 \mu H$ I<sub>OUT</sub> = 40 A

**図** 4-2. Power Loss vs Temperature






図 4-4. Normalized Power Loss vs Switching Frequency




## 4.7 Typical Power Block MOSFET Characteristics

 $T_J = 25$ °C, unless stated otherwise.







## 5 Application and Implementation

注

Information in the following Application section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI customers are responsible for determining suitability of components selection for their designs. Customers should validate and test their design implementation to confirm system functionality.


### **5.1 Application Information**

Historically, battery powered tools have favored brushed DC configurations to spin their primary motors, but more recently, the advantages offered by brushless DC operation (BLDC) operation have brought about the advent of popular designs that favor the latter. Those advantages include, but are not limited to higher efficiency and therefore longer battery life, superior reliability, greater peak torque capability, and smooth operation over a wider range of speeds. However, BLDC designs put increased demand for higher power density and current handling capabilities on the power stage responsible for driving the motor.

The CSD88599Q5DC is part of TI's power block product family and is a highly optimized product designed explicitly for the purpose driving higher current DC motors in power and gardening tools. It incorporates TI's latest generation silicon which has been optimized for low resistance to minimize conduction losses and offer excellent thermal performance. The power block utilizes TI's stacked die technology to offer one complete half bridge vertically integrated into a single 5mm × 6mm package with a DualCool exposed metal case. This feature allows the designer to apply a heatsink to the top of the package and pull heat away from the PCB, thus maximizing the power density while reducing the power stage footprint by up to 50%.

## 5.2 Brushless DC Motor With Trapezoidal Control

The trapezoidal commutation control is simple and has fewer switching losses compared to sinusoidal control.



Copyright © 2017, Texas Instruments Incorporated

#### 図 5-1. Functional Block Diagram

The block diagram shown in 🗵 5-1 offers a simple instruction of what is required to drive a BLDC motor: one microcontroller, one three-phase driver IC, three power blocks (historically six power MOSFETs) and three Hall effect sensors. The microcontroller responsible for block commutation must always know the rotor orientation or its position relative to the stator coils. This is easy achieved with a brushed DC motor due to the fixed geometry and position of the rotor windings, shaft and commutator.

A three-phase BLDC motor requires three Hall effect sensors or a rotary encoder to detect the rotor position in relation to stator armature windings. With input from these three Hall effect sensors output signals, the microcontroller can determine the proper commutation sequence. The three Hall sensors named A, B, and C are mounted on the stator core at 120° intervals and the stator phase windings are implemented in a star configuration. For every 60° of motor rotation, one Hall sensor changes its state. Based on the Hall sensors' output code, at the end of each block commutation interval the ampere conductors are commutated to the next position. There are 6 steps required to complete a full electrical cycle. The number of block commutation cycles to complete a full mechanical rotation is determined by the number of rotor pole pairs.




図 5-2. Winding Current Waveforms on a BLDC Motor

∑ 5-2 above shows the three phase motor winding currents i\_U, i\_V, and i\_W when running at 100% duty cycle.

Trapezoidal commutation control offers the following advantages:

- Only two windings in series carry the phase winding current at any time while the third winding is open.
- Only one current sensor is necessary for all three windings U, V, and W.
- The position of the current sensor allows the use of low-cost shunt resistors.

However, trapezoidal commutation control has the disadvantage of commutation torque ripple. The current sense on a three-phase inverter can be configured to use a single-shunt or three different sense resistors. For cost sensitive applications targeting sensorless control, the three Hall effect sensors can be replaced with BEMF voltage feedback dividers.

To obtain faster motor rotations and higher revolutions per minute (RPM), shorter periods and higher  $V_{IN}$  voltage are necessary. Contrarily, to reduce the rotational speed of the motor, it is necessary to lower the RMS voltage applied across stator windings. This can easily be easily achieved by modulating the duty cycle, while maintain a constant switching frequency. Frequency for the three-phase inverter chosen is usually low between 10kHz to 50kHz to reduce winding losses and to avoid audible noise.

English Data Sheet: SLPS597

### 5.3 Power Loss Curves


CSD88599Q5DC was designed to operate up to 10-cell Li-Ion battery voltage applications ranging from 30V to 42V, typical 36V. For 11 and 12s, input voltages between 42V to 54V, RC snubbers are required for each switch-node U, V, and W. To reduce ringing, refer to the  $2000 \times 5.8.1.1$  section. In an effort to simplify the design process, Texas Instruments has provided measured power loss performance curves over a variety of typical conditions.

☑ 4-1 plots the CSD88599Q5DC power loss as a function of load current. The measured power loss includes both input conversion loss and gate drive loss.

式 1 is used to generate the power loss curve:

Power loss (W) = 
$$(V_{IN} \times I_{IN SHUNT}) + (V_{DD} \times I_{DD SHUNT}) - (V_{SW AVG} \times I_{OUT})$$
 (1)

The power loss measurements were made on the circuit shown in  $\boxtimes$  5-3. Power block devices for legs U and V, PB1 and PB2 were disabled by shorting the CSD88599Q5DC high-side and low-side FETs' gate-to-source terminals. Current shunt lin\_SHUNT provides input current and Idd\_SHUNT provides driver supply current measurements. The winding current is measured from the DC load. An averaging circuit provides switch node W equivalent RMS voltage.



Copyright © 2017, Texas Instruments Incorporated

#### 図 5-3. Power Loss Test Circuit

The RMS current on the CSD88599Q5DC device depends on the motor winding current. For trapezoidal control, the MOSFET RMS current is calculated using ₹ 2.

$$I_{RMS} = I_{OUT} \times \sqrt{2}$$
 (2)

Taking into consideration system tolerances with the current measurement scheme, the inverter design needs to withstand a 20% overload current.

 Winding RMS Current (A)
 CSD88599Q5DC I<sub>RMS</sub> (A)
 Overload 20% × I<sub>RMS</sub> (A)

 20
 28
 34

 30
 42
 51

 40
 56
 68

表 5-1. RMS and Overload Current Calculations

## 5.4 Safe Operating Area (SOA) Curve

The SOA curve in 🗵 4-3 provides guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. This curve outlines the board and case temperatures required for a given load current. The area under the curve dictates the safe operating area. This curve is based on measurements made on a PCB design with dimensions of 4in (W) × 3.5in (L) × 0.062in (H) and 6 copper layers of 2oz copper thickness.

#### 5.5 Normalized Power Loss Curves

The normalized curves in the CSD88599Q5DC data sheet provide guidance on the power loss and SOA adjustments based on application specific needs. These curves show how the power loss and SOA temperature boundaries will adjust for different operation conditions. The primary Y-axis is the normalized change in power loss while the secondary Y-axis is the change in system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the typical power loss. The change in SOA temperature is subtracted from the SOA curve.

### 5.6 Design Example – Regulate Current to Maintain Safe Operation

If the case and board temperature of the power block are known, the SOA can be used to determine the maximum allowed current that will maintain operation within the safe operating area of the device. The following procedure outlines how to determine the RMS current limit while maintaining operation within the confines of the SOA, assuming the temperatures of the top of the package and PCB directly underneath the part are known.

- 1. Start at the maximum current of the device on the Y-axis and draw a line from this point at the known top case temperature to the known PCB temperature.
- 2. Observe where this point intersects the T<sub>x</sub> line.
- 3. At this intersection with the T<sub>X</sub> line, draw vertical line until you hit the SOA current limit. This intercept is the maximum allowed current at the corresponding power block PCB and case temperatures.

In the example below, we show how to achieve this for the temperatures  $T_C$  = 124°C and  $T_B$  = 120°C. First we draw from 40 A on the Y-axis at 124°C to 120°C on the X-axis. Then, we draw a line up from where this line crosses the  $T_X$  line to see that this line intercepts the SOA at 34A. Thus we can assume if we are measuring a PCB temperature of 124°C, and a top case temperature of 120°C, the power block can handle 34A RMS, at the normalized conditions. At conditions that differ from those in  $\boxtimes$  4-1, the user may be required to make an SOA temperature adjustment on the  $T_X$  line, as shown in the next section.




図 5-4. Regulating Current to Maintain Safe Operation

English Data Sheet: SLPS597



## 5.7 Design Example – Regulate Board and Case Temperature to Maintain Safe Operation

In the previous example we showed how given the PCB and case temperature, the current of the power block could be limited to ensure operation within the SOA. Conversely, if the current and other application conditions are known, one can determine from the SOA what board or case temperature the user will need to limit their design to. The user can estimate product loss and SOA boundaries by arithmetic means. Though the power loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure outlines the steps the user should take to predict product performance for any set of system conditions.

English Data Sheet: SLPS597

### 5.8 Layout


The two key system-level parameters that can be optimized with proper PCB design are electrical and thermal performance. A proper PCB layout will yield maximum performance in both areas. Below are some tips for how to address each.

#### 5.8.1 Layout Guidelines

#### 5.8.1.1 Electrical Performance

The CSD88599Q5DC power block has the ability to switch at voltage rates greater than 1kV/µs. Special care must be then taken with the PCB layout design and placement of the input capacitors; high-current, high dl/dT switching path; current shunt resistors; and GND return planes. As with any high-power inverter operated in hard switching mode, there will be voltage ringing present on the switch nodes U, V, and W. Switch-node ringing appears mainly at the HS FET turnon commutation with positive winding current direction. The U, V, and W phase connections to the BLDC motor can be usually excluded from the ringing behavior since they are subjected to high-peak currents but low dl/dT slew-rates. However, a compact PCB design with short and low-parasitic loop inductances is critical to achieve low ringing and compliance with EMI specifications.

For safe and reliable operation of the three-phase inverter, motor phase currents have to be accurately monitored and reported to the system microcontroller. One current sensor needs to be connected on each motor phase winding U, V, and W. This sensing method is best for current sensing as it provides good accuracy over a wide range of duty cycles, motor torque, and winding currents. Using current sensors is recommended because it is less intrusive to the  $V_{\text{IN}}$  and GND connections.



Copyright © 2017, Texas Instruments Incorporated

#### 図 5-5. Recommended Ringing Reduction Components

However, for cost sensitive applications, current sensors are generally replaced with current sense resistors.

- For designs using the 60V three-phase smart gate driver DRV8320SRHBR, current sense resistor R<sub>CS</sub> can
  be placed between common source terminals for all 3 power block devices CSD88599Q5DC to P<sub>GND</sub> and
  measured using an external current sense amplifier as depicted in ⋈ 5-5 above.
- For designs using the 60V three-phase gate driver DRV8323RSRGZT, three current sense resistors R<sub>CS1</sub>, R<sub>CS2</sub> and R<sub>CS3</sub> can be used between each CSD88599Q5DC source terminal to GND and measured by the included DRV8323 current sense amplifiers. The three-phase driver IC should be placed as close as possible to the power block gate GL and GH terminals.

Product Folder Links: CSD88599Q5DC

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

15

Breaking the high-current flow path from the source terminals of the power block to GND by introducing the  $R_{CS}$  current shunt resistors introduces parasitic PCB inductance. In the event the switch node waveforms exhibits peak ringing that reaches undesirable levels, the ringing can be reduced by using the following ringing reduction components:

- The use of a high-side gate resistor in series with the GH pin is one effective way to reduce peak ringing. The recommended HS FET gate resistor value will range between 4.7Ω to 10Ω depending on the driver IC output characteristics used in conjunction with the power block device. The low-side FET gate pin GL should connect directly to the driver IC output to avoid any parasitic cdV/dT turnon effect.
- Low-inductance MLCC caps C4, C5, and C6 can be used across each power block device from V<sub>IN</sub> to the source terminal P<sub>GND</sub>. MLCC 10nF, 100V, ±10%, X7S, 0402, PN: C1005X7S2A103K050BB are recommended.
- Ringing can be reduced via the implementation of RC snubbers from each switch node U, V, and W to GND.
   Recommended snubber component values are as follows:
  - Snubber resistors Rs1, Rs2, Rs3: 2.21Ω, 1%, 0.125W, 0805, PN: CRCW08052R21FKEA
  - Snubber caps Cs1, Cs2, and Cs3: MLCC 4.7nF, 100V, X7S, 0402, PN: C1005X7S2A472M050BB

With a switching frequency of 20kHz on the three-phase inverter, the power dissipation on the RC snubber resistor is 80mW per channel. As a result, 0805 package size for resistors Rs1, Rs2, and Rs3 is sufficient.

#### 5.8.1.2 Thermal Considerations

The CSD88599Q5DC power block device has the ability to utilize the PCB copper planes as the primary thermal path. As such, the use of thermal vias included in the footprint is an effective way to pull away heat from the device and into the system board. Concerns regarding solder voids and manufacturability issues can be addressed through the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel

- Intentionally space out the vias from one another to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed by the design. The example in ⊠ 5-6 uses vias with a 10-mil drill hole and a 16mil solder pad.
- Tent the opposite side of the via with solder-mask. Ultimately the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.

To take advantage of the DualCool thermally enhanced package, an external heatsink can be applied on top of the power block devices. For low EMI, the heatsink is usually connected to GND through the mounting screws to the PCB. Gap pad insulators with good thermal conductivity should be used between the top of the package and the heatsink. The Bergquist Sil-Pad 980 is recommended which provides excellent thermal impedance of 1.07°C/W @ 50psi.

### 5.8.2 Layout Example




図 5-6. Top Layer

図 5-7. Bottom Layer

The placement of the input capacitors C4, C5, and C6 relative to  $V_{IN}$  and  $P_{GND}$  pins of CSD88599Q5DC device should have the highest priority during the component placement routine. It is critical to minimize the  $V_{IN}$  to GND parasitic loop inductance. A shunt resistor R21 is used between all three U4, U5, and U6 power block source terminals to the input supply GND return pin.

Input RMS current filtering is achieved via two bulk caps C17 and C18. Based on the RMS current ratings, the recommended part number for input bulk is CAP AL, 330µF, 63V, ±20%, PN: EMVA630ADA331MKG5S.



## **6 Device and Documentation Support**

## 6.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 6.2 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 6.3 Trademarks

NexFET<sup>™</sup> and DualCool<sup>™</sup> are trademarks of TI. TI E2E<sup>™</sup> is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

### 6.4 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 6.5 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

### 7 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision C (April 2018) to Revision D (June 2024)	Page
<ul><li>ドキュメント全体にわたって表、図、相互参照の採番方法を更新</li></ul>	1
• 上面図のピン配置図に PGND を追加	1
Added Pin Configuration Table	19
Changes from Revision B (January 2018) to Revision C (April 2018)	Page
Corrected    5-4 to show 40A maximum	13
Changes from Revision A (May 2017) to Revision B (January 2018)	Page
Updated the mechanical data	19
Changes from Revision * (April 2017) to Revision A (May 2017)	Page
<ul><li>回路例の図を更新</li></ul>	1
• Changed the copper thickness to 2oz in Typical Power Block Device Characteristics of	
• Changed the copper thickness to 2oz in Safe Operating Area (SOA) Curve paragraph.	13

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

# 8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

表 8-1. Pin Configuration Table

POSITION	PIN NAME	DESCRIPTION								
1	GH	High Side Gate								
2	SH	High Side Gate Return								
3-11	V <sub>SW</sub>	Switch Node								
12-20	$P_{GND}$	Power Ground								
21	NC	No Connect								
22	GL	Low Side Gate								
23-26	NC	No Connect								
27	V <sub>IN</sub>	Input Voltage								

19

Product Folder Links: CSD88599Q5DC

www.ti.com 8-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
CSD88599Q5DC	Active	Production	VSON-CLIP (DMM)   22	2500   LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	88599
CSD88599Q5DC.B	Active	Production	VSON-CLIP (DMM)   22	2500   LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	88599
CSD88599Q5DCT	Active	Production	VSON-CLIP (DMM)   22	250   SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	88599
CSD88599Q5DCT.B	Active	Production	VSON-CLIP (DMM)   22	250   SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	88599

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



# **PACKAGE OPTION ADDENDUM**


www.ti.com 8-Nov-2025

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Nov-2024

### TAPE AND REEL INFORMATION





_	<u> </u>
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	,	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD88599Q5DC	VSON- CLIP	DMM	22	2500	330.0	15.4	6.3	5.3	1.2	8.0	12.0	Q2
CSD88599Q5DCT	VSON- CLIP	DMM	22	250	178.0	12.4	6.3	5.3	1.2	8.0	12.0	Q2

www.ti.com 25-Nov-2024




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD88599Q5DC	VSON-CLIP	DMM	22	2500	333.2	345.9	28.6
CSD88599Q5DCT	VSON-CLIP	DMM	22	250	180.0	180.0	79.0



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Tie bar size and position may vary.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 6. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月