











CSD88537ND

SLPS455A - JANUARY 2014-REVISED AUGUST 2014

CSD88537ND Dual 60-V N-Channel NexFET™ Power MOSFET

Features


- Ultra-Low Qa and Qad
- Avalanche Rated
- Pb Free
- **RoHS Compliant**
- Halogen Free

Applications

- Half Bridge for Motor Control
- Synchronous Buck Converter

Description

This dual SO-8, 60 V, 12.5 mΩ NexFET™ power MOSFET is designed to serve as a half bridge in low current motor control applications.



Product Summary

$T_A = 25^\circ$	c	TYPICAL VA	UNIT	
V_{DS}	Drain-to-Source Voltage	60	V	
Q_g	Gate Charge Total (10 V)	14	nC	
Q_{gd}	Gate Charge Gate-to-Drain	2.3	nC	
В	Drain-to-Source On-Resistance	V _{GS} = 6 V 15		mΩ
R _{DS(on)}	Diam-to-Source On-Resistance	V _{GS} = 10 V 12.5		mΩ
$V_{GS(th)}$	Threshold Voltage	3.0	٧	

Ordering Information⁽¹⁾


Device	Media	Qty	Package	Ship	
CSD88537ND	13-Inch Reel	2500	SO-8 Plastic	Tape and	
CSD88537NDT	7-Inch Reel	250	Package	Reel	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T _A = 2	5°C	VALUE	UNIT	
V_{DS}	Drain-to-Source Voltage	60	V	
V_{GS}	Gate-to-Source Voltage	±20	V	
	Continuous Drain Current (Package limited)	15		
I _D	Continuous Drain Current (Silicon limited), $T_C = 25^{\circ}C$	16	Α	
	Continuous Drain Current (1)	8.0		
I_{DM}	Pulsed Drain Current, T _A = 25°C ⁽²⁾	108	Α	
P_D	Power Dissipation ⁽¹⁾	2.1	W	
T _J , T _{stg}	Operating Junction and Storage Temperature Range	-55 to 150	°C	
E _{AS}	Avalanche Energy, single pulse $I_D = 32$, $L = 0.1$ mH, $R_G = 25 \Omega$	51	mJ	

- (1) Typical $R_{\theta JA} = 60^{\circ} \text{C/W}$ on a 1-inch², 2-oz. Cu pad on a 0.06-inch thick FR4 PCB.
- (2) Max R_{θ,IL} = 20°C/W, pulse duration ≤100 µs, duty cycle ≤1%



Gate Charge






Table of Contents

2 3	1 Features		6.1 Tra 6.2 Ele 6.3 Glo	evice and Documentation Support 1 Trademarks 2 Electrostatic Discharge Caution 3 Glossary		
5	 Specifications 5.1 Electrical Characteristics 5.2 Thermal Information 5.3 Typical MOSFET Characteristics 	3 3	Informa 7.1 SO	nical, Packaging, and Orderable Ition		

4 Revision History

Cł	Pulsed drain current increased from 62 to 108 A Updated pulsed drain current conditions Changed R _{0JC} to R _{0JL} in <i>Thermal Information</i>	
•	Pulsed drain current increased from 62 to 108 A	1
•	Updated pulsed drain current conditions	1
•	Changed R _{e,JC} to R _{e,JL} in <i>Thermal Information</i>	3
•	Updated the SOA in Figure 10	6

Submit Documentation Feedback



5 Specifications

5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0 V, I _D = 250 μA	60			V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = 48 V			1	μA
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	2.6	3	3.6	V
Б	Drain to Source On Registeres	$V_{GS} = 6 \text{ V}, I_D = 8 \text{ A}$		15	19	mΩ
R _{DS(on)}	Drain-to-Source On-Resistance	V _{GS} = 10 V, I _D = 8 A		12.5	15	mΩ
g_{fs}	Transconductance	V _{DS} = 30 V, I _D = 8 A		42		S
DYNAM	IC CHARACTERISTICS				,	
C _{iss}	Input Capacitance			1080	1400	pF
C _{oss}	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}, f = 1 \text{ MHz}$		133	173	pF
C _{rss}	Reverse Transfer Capacitance			4	5.2	pF
R_G	Series Gate Resistance			5.5	11	Ω
Qg	Gate Charge Total (10 V)			14	18	nC
Q _{gd}	Gate Charge Gate-to-Drain	V 20 V I 0 A		2.3		nC
Q _{gs}	Gate Charge Gate-to-Source	$V_{DS} = 30 \text{ V}, I_{D} = 8 \text{ A}$		4.6		nC
Q _{g(th)}	Gate Charge at V _{th}			3.4		nC
Q _{oss}	Output Charge	V _{DS} = 30 V, V _{GS} = 0 V		25		nC
t _{d(on)}	Turn On Delay Time			6		ns
t _r	Rise Time	V 20 V V 40 V I 0 A B 0 O		15		ns
$t_{d(off)}$	Turn Off Delay Time	$V_{DS} = 30 \text{ V}, V_{GS} = 10 \text{ V}, I_{DS} = 8 \text{ A}, R_G = 0 \Omega$		5		ns
t_f	Fall Time		19			ns
DIODE (CHARACTERISTICS				*	
V_{SD}	Diode Forward Voltage	I _{SD} = 8 A, V _{GS} = 0 V		0.8	1	V
Q _{rr}	Reverse Recovery Charge	V 20 V I 0 A 45/44 200 A/v-		50		nC
t _{rr}	Reverse Recovery Time	V_{DS} = 30 V, I _F = 8 A, di/dt = 300 A/µs		30		ns

5.2 Thermal Information

(T_A = 25°C unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JL}$	Junction-to-Lead Thermal Resistance ⁽¹⁾			20	°C/W
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance ⁽¹⁾⁽²⁾			75	C/VV

⁽¹⁾ R_{θ,JL} is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inches x 1.5-inches (3.81-cm x 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. R_{θ,JL} is specified by design, whereas R_{θ,JA} is determined by the user's board design.


(2) Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.


Copyright © 2014, Texas Instruments Incorporated



5.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$








Typical MOSFET Characteristics (continued)

(T_A = 25°C unless otherwise stated)







Figure 4. Gate Charge











Figure 6. Threshold Voltage vs Temperature

Figure 7. On-State Resistance vs Gate-to-Source Voltage








Figure 8. Normalized On-State Resistance vs Temperature

Figure 9. Typical Diode Forward Voltage



Typical MOSFET Characteristics (continued)








Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



6 Device and Documentation Support

6.1 Trademarks

NexFET is a trademark of Texas Instruments.

6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD88537ND



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


7.1 SO-8 Package Dimensions



- 1. All linear dimensions are in inches (millimeters).
- 2. This drawing is subject to change without notice.
- 3. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0.15) each side.
- 4. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0.43) each side.
- 5. Reference JEDEC MS-012 variation AA.



7.2 Recommended PCB Pattern and Stencil Opening



- 1. All linear dimensions are in millimeters.
- 2. This drawing is subject to change without notice.
- 3. Publication IPC-7351 is recommended for alternate designs.
- 4. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- 5. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

Copyright © 2014, Texas Instruments Incorporated

Submit Documentation Feedback

www.ti.com 18-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CSD88537ND	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	88537N
CSD88537ND.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	-	Call TI	Call TI	-55 to 150	
CSD88537NDG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	88537N
CSD88537NDG4.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	88537N
CSD88537NDT	Active	Production	SOIC (D) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 150	88537N
CSD88537NDT.B	Active	Production	SOIC (D) 8	250 SMALL T&R	-	Call TI	Call TI	-55 to 150	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 18-Jul-2025

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated