











CSD22204W

SLPS559 - MARCH 2015

# CSD22204W -8 V P-Channel NexFET™ Power MOSFET

### **Features**

- Low Resistance
- Small Footprint 1.5 mm x 1.5 mm
- Pb Free
- Gate ESD Protection
- **RoHS Compliant**
- Halogen Free
- Gate-Source Voltage Clamp


### **Applications**

- **Battery Management**
- **Battery Protection**
- Load Switch Applications

#### **Description** 3

This -8 V, 8.2 m $\Omega$ , 1.5 mm × 1.5 mm device is designed to deliver the lowest on resistance and gate charge in the smallest outline possible with excellent thermal characteristics in an ultra low profile. Low onresistance coupled with the small footprint and low profile make the device ideal for battery operated space constrained applications.

#### **Top View and Circuit Configuration**



### **Product Summary**

$T_A = 25^{\circ}C$	T <sub>A</sub> = 25°C TYPICAL VALUE					
$V_{DS}$	Drain-to-Source Voltage	-8		٧		
$Q_g$	Gate Charge Total (–4.5 V) 18.9					
$Q_{gd}$	Gate Charge Gate-to-Drain	Sate Charge Gate-to-Drain 4.2				
D	Drain-to-Source On-Resistance	$V_{GS} = -2.5 \text{ V}$	11.5	mΩ		
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	$V_{GS} = -4.5 \text{ V}$	8.2	mΩ		
V <sub>GS(th)</sub>	Threshold Voltage	-0.7		V		

### Ordering Information<sup>(1)</sup>


Device	Qty	Package	Ship	
CSD22204W	3000	7-Inch Reel	1.5 mm × 1.5 mm	Tape and
CSD22204WT	250	7-Inch Reel	Wafer BGA Package	Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Absolute Maximum Ratings**

		-	
T <sub>A</sub> = 2	25°C	VALUE	UNIT
$V_{\text{DS}}$	Drain-to-Source Voltage	-8	V
$V_{\text{GS}}$	Gate-to-Source Voltage	-6	V
	Continuous Drain Current <sup>(1)</sup>	<b>-</b> 5	Α
I <sub>D</sub>	Pulsed Drain Current <sup>(2)</sup>	-80	Α
P <sub>D</sub>	Power Dissipation	1.7	W
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C

- (1) Device operating at a temperature of 105°C.
- (2) Typ  $R_{\theta JA} = 75^{\circ}C/W$ , Pulse width  $\leq 100 \ \mu s$ , duty cycle  $\leq 1\%$ .









# **Table of Contents**

1	Features 1	6 Device and Documentation Support	7
	Applications 1	• • • • • • • • • • • • • • • • • • • •	
	Description 1		<mark>7</mark>
	Revision History2	6.3 Glossary	<mark>7</mark>
	Specifications	7 Mechanical, Packaging, and Orderable	
	5.1 Electrical Characteristics	Information	8
	5.2 Thermal Information	7.1 CSD22204W Package Dimensions	8
	5.3 Typical MOSFET Characteristics 4	7.2 Recommended Land Pattern	9
	3.3 Typical MOOI ET Characteristics	7.3 Tape and Reel Information	9

# 4 Revision History

DATE	REVISION	NOTES
March 2015	*	Initial release.

Submit Documentation Feedback



www.ti.com

# 5 Specifications

### 5.1 Electrical Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS		,		'	
BV <sub>DSS</sub>	Drain-to-Source Voltage	V <sub>GS</sub> = 0 V, I <sub>DS</sub> = -250 μA	-8			V
BV <sub>GSS</sub>	Gate-to-Source Voltage	$V_{DS} = 0 \text{ V}, I_{G} = -5 \mu A$	-6			V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -6.4 V			-1	μΑ
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = -6 V			-4	μΑ
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_{DS} = -250 \mu A$	-0.45	-0.7	-0.95	V
_	Danie de Course Co Booiste	$V_{GS} = -2.5 \text{ V}, I_{DS} = -2 \text{ A}$		11.5	14.0	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On-Resistance	V <sub>GS</sub> = -4.5 V, I <sub>DS</sub> = -2 A		8.2	9.9	mΩ
g <sub>fs</sub>	Transconductance	$V_{DS} = -0.8 \text{ V}, I_{DS} = -2 \text{ A}$		18		S
DYNAMI	C CHARACTERISTICS	,				
C <sub>ISS</sub>	Input Capacitance			870	1130	pF
Coss	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = -4 \text{ V},$ f = 1  MHz		445	580	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance	J = 1 Wil 12		204	265	pF
$R_G$	Series Gate Resistance			300		Ω
Qg	Gate Charge Total (-4.5 V)			18.9	24.6	nC
Q <sub>gd</sub>	Gate Charge - Gate-to-Drain	V <sub>DS</sub> = -4 V,		4.2		nC
Q <sub>qs</sub>	Gate Charge - Gate-to-Source	I <sub>D</sub> = -2 A		3.2		nC
Q <sub>g(th)</sub>	Gate Charge at Vth			0.7		nC
Q <sub>OSS</sub>	Output Charge	$V_{DS} = -4 \text{ V}, V_{GS} = 0 \text{ V}$		3.1		nC
t <sub>d(on)</sub>	Turn On Delay Time			58		ns
t <sub>r</sub>	Rise Time	$V_{DS} = -4 \text{ V}, V_{GS} = -4.5 \text{ V},$		600		ns
t <sub>d(off)</sub>	Turn Off Delay Time	$I_{DS} = -2 \text{ A}, R_G = 0 \Omega$		3450		ns
t <sub>f</sub>	Fall Time			2290		ns
DIODE C	HARACTERISTICS	<u> </u>			-	
V <sub>SD</sub>	Diode Forward Voltage	$I_{DS} = -2 \text{ A}, V_{GS} = 0 \text{ V}$		-0.7	-1.0	V

### 5.2 Thermal Information


 $(T_{\Delta} = 25^{\circ}C \text{ unless otherwise stated})$ 

( · A = -			
	THERMAL METRIC	TYPCIAL VALUES	UNIT
D	Junction-to-Ambient Thermal Resistance <sup>(1)</sup>	75	90/14/
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance <sup>(2)</sup>	230	°C/W


<sup>(1)</sup> Device mounted on FR4 material with 1 inch<sup>2</sup> (6.45 cm<sup>2</sup>), 2 oz. (0.071 mm thick) Cu.

<sup>(2)</sup> Device mounted on FR4 material with minimum Cu mounting area.






Typ  $R_{\theta JA} = 75^{\circ}C/W$  when mounted on 1inch<sup>2</sup> of 2 oz. Cu.



Typ  $R_{\theta JA} = 230$ °C/W when mounted on minimum pad area of 2 oz. Cu.

## 5.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 




Submit Documentation Feedback


Copyright © 2015, Texas Instruments Incorporated



www.ti.com

### **Typical MOSFET Characteristics (continued)**










Figure 2. Saturation Characteristics











Figure 4. Gate Charge






Figure 5. Capacitance

Figure 7. On-State Resistance vs Gate-to-Source Voltage

-V<sub>GS</sub> - Gate-To-Source Voltage (V)

Figure 6. Threshold Voltage vs Temperature

D007


8

0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 SLPS559 – MARCH 2015 www.ti.com

# TEXAS INSTRUMENTS

### **Typical MOSFET Characteristics (continued)**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 







Figure 8. Normalized On-State Resistance vs Temperature






Figure 10. Maximum Safe Operating Area

Figure 11. Maximum Drain Current vs Temperature



# 6 Device and Documentation Support

### 6.1 Trademarks

NexFET is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 6.2 Electrostatic Discharge Caution



www.ti.com

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2015, Texas Instruments Incorporated


SLPS559 – MARCH 2015 www.ti.com


# TEXAS INSTRUMENTS

# 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation

## 7.1 CSD22204W Package Dimensions





NOTE: All dimensions are in mm (unless otherwise specified)

M0171-01

### **Pinout**


POSITION	DESIGNATION
A1	Gate
A2, A3, B1, B2, B3	Source
C1, C2, C3	Drain

Submit Documentation Feedback




www.ti.com


### 7.2 Recommended Land Pattern




NOTE: All dimensions are in mm (unless otherwise specified)

### 7.3 Tape and Reel Information







M0173-01

NOTES: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2

- 2. Camber not to exceed 1mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified)
- 5. Thickness: 0.30 ±0.05 mm
- 6. MSL1 260°C (IR and convection) PbF reflow compatible

Copyright © 2015, Texas Instruments Incorporated

Submit Documentation Feedback



### PACKAGE OPTION ADDENDUM

1-Dec-2015

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD22204W	ACTIVE	DSBGA	YZF	9	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		22204	Samples
CSD22204WT	ACTIVE	DSBGA	YZF	9	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		22204	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

1-Dec-2015

n no event shall TI's liability arisir	ng out of such information exceed the total	purchase price of the TI part(s) a	at issue in this document sold by	/ TI to Customer on an annual basis.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated