













CSD18513Q5A

SLPS623A - NOVEMBER 2016-REVISED JANUARY 2017

# CSD18513Q5A 40-V N-Channel NexFET™ Power MOSFET

#### **Features**

- Low R<sub>DS(ON)</sub>
- Low-Thermal Resistance
- Avalanche Rated
- Logic Level
- Lead-Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- SON 5-mm × 6-mm Plastic Package


# **Applications**

- DC-DC Conversion
- Secondary Side Synchronous Rectifier
- **Battery Motor Control**

## 3 Description

This 40-V, 2.8-mΩ, 5-mm × 6-mm SON NexFET™ power MOSFET is designed to minimize losses in power conversion applications.





# R<sub>DS(on)</sub> vs V<sub>GS</sub> T<sub>C</sub> = 25℃, I<sub>D</sub> = 19 A R<sub>DS(on)</sub> - On-State Resistance (mΩ) $T_C = 125$ °C, $I_D = 19$ A 10 2 0 0 10 12 20 V<sub>GS</sub> - Gate-to-Source Voltage (V)

#### **Product Summary**

$T_A = 25^\circ$	С	TYPICAL VA	UNIT	
$V_{DS}$	Drain-to-Source Voltage	40		٧
$Q_g$	Gate Charge Total (10 V) 45		nC	
$Q_{gd}$	Gate Charge Gate-to-Drain	8.8		nC
D	Drain-to-Source On Resistance	V <sub>GS</sub> = 4.5 V	4.1	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V	2.8	11177
V <sub>GS(th)</sub>	Threshold Voltage	1.8		V

#### Device Information<sup>(1)</sup>

DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD18513Q5A	13-Inch Reel	2500	SON	Tape
CSD18513Q5AT	7-Inch Reel	250	5.00-mm x 6.00-mm Plastic Package	and Reel


(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Absolute Maximum Ratings**

Absolute Maximum Rutings						
5°C	VALUE	UNIT				
Drain-to-Source Voltage	40	V				
Gate-to-Source Voltage	±20	V				
Continuous Drain Current (Package Limited)	100					
Continuous Drain Current (Silicon Limited), T <sub>C</sub> = 25°C	124	Α				
Continuous Drain Current <sup>(1)</sup>	22					
Pulsed Drain Current <sup>(2)</sup>	400	Α				
Power Dissipation <sup>(1)</sup>	3.1	101				
Power Dissipation, T <sub>C</sub> = 25°C	96	W				
Operating Junction, Storage Temperature	-55 to 150	°C				
Avalanche Energy, Single Pulse I <sub>D</sub> = 46 A, L = 0.1 mH, R <sub>G</sub> = 25 $\Omega$	106	mJ				
	Drain-to-Source Voltage  Gate-to-Source Voltage  Continuous Drain Current (Package Limited)  Continuous Drain Current (Silicon Limited),  T <sub>C</sub> = 25°C  Continuous Drain Current <sup>(1)</sup> Pulsed Drain Current <sup>(2)</sup> Power Dissipation <sup>(1)</sup> Power Dissipation, T <sub>C</sub> = 25°C  Operating Junction, Storage Temperature  Avalanche Energy, Single Pulse	Drain-to-Source Voltage  Drain-to-Source Voltage  Gate-to-Source Voltage  Continuous Drain Current (Package Limited)  Continuous Drain Current (Silicon Limited),  T <sub>C</sub> = 25°C  Continuous Drain Current <sup>(1)</sup> Pulsed Drain Current <sup>(2)</sup> Power Dissipation <sup>(1)</sup> Power Dissipation, T <sub>C</sub> = 25°C  Operating Junction, Storage Temperature  Avalanche Energy, Single Pulse				

- (1) Typical  $R_{\theta JA} = 40^{\circ}\text{C/W}$  on a 1-in<sup>2</sup>, 2-oz Cu pad on a 0.06-in thick FR4 PCB.
- (2) Max  $R_{\theta,JC} = 1.3$ °C/W, pulse duration  $\leq 100 \mu s$ , duty cycle  $\leq$

#### **Gate Charge**





# **Table of Contents**

2 3 4 5	Features         1           Applications         1           Description         1           Revision History         2           Specifications         3           5.1 Electrical Characteristics         3           5.2 Thermal Information         3           5.3 Typical MOSFET Characteristics         4           Device and Documentation Support         7           6.1 Receiving Notification of Documentation Updates         7	6.3 6.4 6.5 7 Me Inf 7.1 7.2 7.3	2 Community Resources
------------------	--	---	-----------------------

# 4 Revision History

Cł	hanges from Original (November 2016) to Revision A	Page
•	Changed the charge values in the Dynamic Characteristics section of the <i>Electrical Characteristics</i> table	3
•	Changed Figure 4 in the Typical MOSFET Characteristics section to reflect updated gate charges	4

Submit Documentation Feedback



# 5 Specifications

#### 5.1 Electrical Characteristics

 $T_A = 25$ °C (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN T	YP MAX	UNIT
STATIC	CHARACTERISTICS		'		
BV <sub>DSS</sub>	Drain to-source voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	40		V
I <sub>DSS</sub>	Drain-to-source leakage current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 32 V		1	μА
I <sub>GSS</sub>	Gate-to-source leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V		100	nA
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.5	1.8 2.4	V
D	Drain to course on registence	$V_{GS} = 4.5 \text{ V}, I_D = 19 \text{ A}$		4.1 5.3	mΩ
R <sub>DS(on)</sub>	Drain-to-source on resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 19 A		2.8 3.4	11122
g <sub>fs</sub>	Transconductance	$V_{DS} = 4 \text{ V}, I_{D} = 19 \text{ A}$		89	S
DYNAMI	C CHARACTERISTICS				
C <sub>iss</sub>	Input capacitance		33	300 4280	pF
C <sub>oss</sub>	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 20 \text{ V}, f = 1 \text{ MHz}$	;	333 433	pF
C <sub>rss</sub>	Reverse transfer capacitance			178 231	pF
$R_G$	Series gate resistance			0.9 1.8	Ω
Qg	Gate charge total (4.5 V)			23 30	nC
Qg	Gate charge total (10 V)			45 59	nC
Q <sub>gd</sub>	Gate charge gate-to-drain	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 19 A		8.8	nC
Q <sub>gs</sub>	Gate charge gate-to-source			9.1	nC
Q <sub>g(th)</sub>	Gate charge at V <sub>th</sub>			5.8	nC
Q <sub>oss</sub>	Output charge	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V		15	nC
t <sub>d(on)</sub>	Turnon delay time			6	ns
t <sub>r</sub>	Rise time	$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V},$		12	ns
t <sub>d(off)</sub>	Turnoff delay time	$I_{DS} = 19 \text{ A}, R_G = 0$		21	ns
t <sub>f</sub>	Fall time			4	ns
DIODE C	CHARACTERISTICS				
V <sub>SD</sub>	Diode forward voltage	I <sub>SD</sub> = 19 A, V <sub>GS</sub> = 0 V		0.8 1.0	V
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DS</sub> = 20 V, I <sub>F</sub> = 19 A,		12	nC
t <sub>rr</sub>	Reverse recovery time	di/dt = 300 A/μs		12	ns

### 5.2 Thermal Information

 $T_A = 25^{\circ}C$  (unless otherwise stated)


,,	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance <sup>(1)</sup>			1.3	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)(2)</sup>			50	°C/W

R<sub>θJC</sub> is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in x 1.5-in (3.81-cm x 3.81-cm), 0.06-in (1.52-mm) thick FR4 PCB. R<sub>θJC</sub> is specified by design, whereas R<sub>θJA</sub> is determined by the user's board design.


(2) Device mounted on FR4 material with 1-in<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz (0.071-mm) thick Cu.

Product Folder Links: CSD18513Q5A






Max  $R_{\theta JA} = 50^{\circ} C/W$  when mounted on 1 in<sup>2</sup> (6.45 cm<sup>2</sup>) of 2-oz (0.071-mm) thick Cu.



Max  $R_{\theta JA} = 125^{\circ} C/W$  when mounted on a minimum pad area of 2-oz (0.071-mm) thick Cu.

# 5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise stated)



Submit Documentation Feedback

2.4

2.2

2

1.8

1.61.41.2

0.8

-75


-50 -25 0 25 50

- Threshold Voltage (V)



## **Typical MOSFET Characteristics (continued)**

 $T_A = 25^{\circ}C$  (unless otherwise stated)







Figure 2. Saturation Characteristics








Figure 4. Gate Charge

75 100

125 150 175

Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature

 $T_{C}$  - Case Temperature  $(\ensuremath{\mathfrak{C}})$ 


 $I_D = 250 \mu A$ 

Figure 7. On-State Resistance vs Gate-to-Source Voltage



## **Typical MOSFET Characteristics (continued)**

 $T_A = 25$ °C (unless otherwise stated)







Figure 8. Normalized On-State Resistance vs Temperature








Figure 10. Maximum Safe Operating Area

Figure 11. Single Pulse Unclamped Inductive Switching




Figure 12. Maximum Drain Current vs Temperature

Submit Documentation Feedback



## 6 Device and Documentation Support

#### 6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD18513Q5A



# 7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 7.1 Q5A Package Dimensions




DIM	MIL	LIMETERS	
DIM	MIN	NOM	MAX
А	0.90	1.00	1.10
b	0.33	0.41	0.51
С	0.20	0.25	0.34
D1	4.80	4.90	5.00
D2	3.61	3.81	4.02
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
E3	3.03	3.13	3.23
е	1.17	1.27	1.37
e1	0.27	0.37	0.47
e2	0.15	0.25	0.35
Н	0.41	0.56	0.71
K	1.10	_	1
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
θ	0°	_	12°

Submit Documentation Feedback



# 7.2 Recommended PCB Pattern



DIM	MILLIME:	TERS	INCHES		
DIIVI	MIN	MAX	MIN	MAX	
F1	6.205	6.305	0.244	0.248	
F2	4.46	4.56	0.176	0.18	
F3	4.46	4.56	0.176	0.18	
F4	0.65	0.7	0.026	0.028	
F5	0.62	0.67	0.024	0.026	
F6	0.63	0.68	0.025	0.027	
F7	0.7	8.0	0.028	0.031	
F8	0.65	0.7	0.026	0.028	
F9	0.62	0.67	0.024	0.026	
F10	4.9	5	0.193	0.197	
F11	4.46	4.56	0.176	0.18	


For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).

Copyright © 2016–2017, Texas Instruments Incorporated


Submit Documentation Feedback



### 7.3 Recommended Stencil Opening



### 7.4 Q5A Tape and Reel Information



#### Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2.
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.
- 3. Material: black static-dissipative polystyrene.
- 4. All dimensions are in mm (unless otherwise specified).
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket.

Submit Documentation Feedback

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
CSD18513Q5A	Active	Production	VSONP (DQJ)   8	2500   LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD18513
CSD18513Q5A.B	Active	Production	VSONP (DQJ)   8	2500   LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD18513
CSD18513Q5AT	Active	Production	VSONP (DQJ)   8	250   SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD18513
CSD18513Q5AT.B	Active	Production	VSONP (DQJ)   8	250   SMALL T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD18513

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.


<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

**VSONP - 1.1 mm max height** 



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- Metalized features are supplier options and may not be on the package.
   These dimensions do not include mold flash protrusions or gate burrs.
- 6. These dimensions include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25 mm per side.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 8. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated