

## 30V N-Channel NexFET™ Power MOSFET

Check for Samples: [CSD17303Q5](#)

### FEATURES

- Optimized for 5V Gate Drive
- Ultralow  $Q_g$  and  $Q_{gd}$
- Low Thermal Resistance
- Avalanche Rated
- Pb Free Terminal Plating
- RoHS Compliant
- Halogen Free
- SON 5-mm × 6-mm Plastic Package


### APPLICATIONS

- Notebook Point-of-Load
- Point-of-Load Synchronous Buck in Networking, Telecom and Computing Systems
- Optimized for Synchronous FET Applications

### DESCRIPTION


The NexFET™ power MOSFET has been designed to minimize losses in power conversion applications, and optimized for 5V gate drive applications.

Top View



P0094-01

$R_{DS(on)}$  vs  $V_{GS}$



### PRODUCT SUMMARY

$V_{DS}$	Drain to Source Voltage	30	V
$Q_g$	Gate Charge Total (4.5V)	18	nC
$Q_{gd}$	Gate Charge Gate to Drain	4	nC
$R_{DS(on)}$	Drain to Source On Resistance	$V_{GS} = 3V$	2.7 mΩ
		$V_{GS} = 4.5V$	2 mΩ
		$V_{GS} = 8V$	1.7 mΩ
$V_{GS(th)}$	Threshold Voltage	1.1	V

### ORDERING INFORMATION

Device	Package	Media	Qty	Ship
CSD17303Q5	SON 5-mm × 6-mm Plastic Package	13-Inch Reel	2500	Tape and Reel


### ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ unless otherwise stated		VALUE	UNIT
$V_{DS}$	Drain to Source Voltage	30	V
$V_{GS}$	Gate to Source Voltage	+10 / -8	V
$I_D$	Continuous Drain Current, $T_C = 25^\circ\text{C}$	100	A
	Continuous Drain Current <sup>(1)</sup>	32	A
$I_{DM}$	Pulsed Drain Current, $T_A = 25^\circ\text{C}$ <sup>(2)</sup>	200	A
$P_D$	Power Dissipation <sup>(1)</sup>	3.2	W
$T_J$ , $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$E_{AS}$	Avalanche Energy, single pulse $I_D = 103A$ , $L = 0.1mH$ , $R_G = 25\Omega$	530	mJ

(1)  $R_{\theta JA} = 39^\circ\text{C/W}$  on 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu pad on a 0.06-inch (1.52-mm) thick FR4 PCB.

(2) Pulse duration  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$

GATE CHARGE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NexFET is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2010, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## ELECTRICAL CHARACTERISTICS

(T<sub>A</sub> = 25°C unless otherwise stated)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Characteristics						
B <sub>V</sub> D <sub>SS</sub>	Drain to Source Voltage	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	30			V
I <sub>DSS</sub>	Drain to Source Leakage Current	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 24V	1			μA
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>DS</sub> = 0V, V <sub>GS</sub> = +10/−8V	100			nA
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	0.9	1.1	1.6	V
R <sub>DS(on)</sub>	Drain to Source On Resistance	V <sub>GS</sub> = 3V, I <sub>D</sub> = 25A	2.7		3.7	mΩ
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 25A	2		2.6	mΩ
		V <sub>GS</sub> = 8V, I <sub>D</sub> = 25A	1.7		2.4	mΩ
g <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 15V, I <sub>D</sub> = 25A	114			S
Dynamic Characteristics						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 15V, f = 1MHz	2630	3420	pF	
C <sub>oss</sub>	Output Capacitance		1440	1870	pF	
C <sub>rss</sub>	Reverse Transfer Capacitance		83	108	pF	
R <sub>G</sub>	Series Gate Resistance		1.4	2.8	Ω	
Q <sub>g</sub>	Gate Charge Total (4.5V)	V <sub>DS</sub> = 15V, I <sub>DS</sub> = 25A	18	23	nC	
Q <sub>gd</sub>	Gate Charge Gate to Drain		4	nC		
Q <sub>gs</sub>	Gate Charge Gate to Source		5.6	nC		
Q <sub>g(th)</sub>	Gate Charge at V <sub>th</sub>		3	nC		
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 13.7V, V <sub>GS</sub> = 0V	34	nC		
t <sub>d(on)</sub>	Turn On Delay Time	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 4.5V, I <sub>DS</sub> = 25A, R <sub>G</sub> = 2Ω	11.4	ns		
t <sub>r</sub>	Rise Time		16	ns		
t <sub>d(off)</sub>	Turn Off Delay Time		27	ns		
t <sub>f</sub>	Fall Time		10.4	ns		
Diode Characteristics						
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> = 25A, V <sub>GS</sub> = 0V	0.8	1	V	
Q <sub>rr</sub>	Reverse Recovery Charge	V <sub>DD</sub> = 13.7V, I <sub>F</sub> = 25A, di/dt = 300A/μs	50	nC		
t <sub>rr</sub>	Reverse Recovery Time		33	ns		

## THERMAL CHARACTERISTICS

(T<sub>A</sub> = 25°C unless otherwise stated)


PARAMETER		MIN	TYP	MAX	UNIT
R <sub>θJC</sub>	Thermal Resistance Junction to Case <sup>(1)</sup>			1.1	°C/W
R <sub>θJA</sub>	Thermal Resistance Junction to Ambient <sup>(1)(2)</sup>			49	°C/W

- (1) R<sub>θJC</sub> is determined with the device mounted on a 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. R<sub>θJC</sub> is specified by design, whereas R<sub>θJA</sub> is determined by the user's board design.
- (2) Device mounted on FR4 material with 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu.



M0137-01

Max  $R_{\theta JA} = 49^\circ\text{C/W}$   
when mounted on  
1 inch<sup>2</sup> (6.45 cm<sup>2</sup>) of  
2-oz. (0.071-mm thick)  
Cu.




M0137-02

Max  $R_{\theta JA} = 124^\circ\text{C/W}$   
when mounted on  
minimum pad area of  
2-oz. (0.071-mm thick)  
Cu.

## TYPICAL MOSFET CHARACTERISTICS

$T_A = 25^\circ\text{C}$ , unless otherwise specified



G012

Figure 1. Transient Thermal Impedance

## TYPICAL MOSFET CHARACTERISTICS (continued)

$T_A = 25^\circ\text{C}$ , unless otherwise specified




Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs. Temperature




Figure 7. On-State Resistance vs. Gate-to-Source Voltage

## TYPICAL MOSFET CHARACTERISTICS (continued)

$T_A = 25^\circ\text{C}$ , unless otherwise specified




Figure 8. Normalized On-State Resistance vs. Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching





Figure 12. Maximum Drain Current vs. Temperature


## MECHANICAL DATA

### Q5 Package Dimensions



M0140-01


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	0.950	1.050	0.037	0.039
b	0.360	0.460	0.014	0.018
c	0.150	0.250	0.006	0.010
c1	0.150	0.250	0.006	0.010
D1	4.900	5.100	0.193	0.201
D2	4.320	4.520	0.170	0.178
E	4.900	5.100	0.193	0.201
E1	5.900	6.100	0.232	0.240
E2	3.920	4.12	0.154	0.162
e	1.27 TYP		0.050	
K	0.760		0.030	
L	0.510	0.710	0.020	0.028
$\theta$	0.00			



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
F1	6.205	6.305	0.244	0.248
F2	4.460	4.560	0.176	0.180
F3	4.460	4.560	0.176	0.180
F4	0.650	0.700	0.026	0.028
F5	0.620	0.670	0.024	0.026
F6	0.630	0.680	0.025	0.027
F7	0.700	0.800	0.028	0.031
F8	0.650	0.700	0.026	0.028
F9	0.620	0.670	0.024	0.026
F10	4.900	5.000	0.193	0.197
F11	4.460	4.560	0.176	0.180

For recommended circuit layout for PCB designs, see application note [SLPA005](#) – *Reducing Ringing Through PCB Layout Techniques*.

## Q5 Tape and Reel Information



### Notes:

1. 10-sprocket hole-pitch cumulative tolerance  $\pm 0.2$
2. Camber not to exceed 1mm in 100mm, noncumulative over 250mm
3. Material: black static-dissipative polystyrene
4. All dimensions are in mm (unless otherwise specified)
5. Thickness:  $0.30 \pm 0.05$ mm
6. MSL1 260°C (IR and convection) PbF reflow compatible

REVISION HISTORY

Changes from Original (January 2010) to Revision A	Page
<ul style="list-style-type: none"><li>Changed the Abs Max Ratings table, Avalanche Energy, single pulse From: <math>I_D = 85A</math>, <math>L = 0.1mH</math>, <math>R_G = 25\Omega</math> Value = 361 To: <math>I_D = 103A</math>, <math>L = 0.1mH</math>, <math>R_G = 25\Omega</math> Value = 530 .....</li><li>Changed <a href="#">Figure 11</a> .....</li></ul>	<div>1</div> <div>5</div>
Changes from Revision A (February 2010) to Revision B	Page
<ul style="list-style-type: none"><li>Deleted the Package Marking Information section .....</li></ul>	<div>7</div>



## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">CSD17303Q5</a>	Active	Production	VSON-CLIP (DQH)   8	2500   LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD17303
CSD17303Q5.B	Active	Production	VSON-CLIP (DQH)   8	2500   LARGE T&R	ROHS Exempt	SN	Level-1-260C-UNLIM	-55 to 150	CSD17303

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated