

CDCE(L)913 : SSC サポートによる EMI 削減機能を搭載した 柔軟な低消費電力 LVC MOS クロック ジェネレータ

1 特長

- プログラマブル クロック ジェネレータ ファミリー製品
 - CDCE913/CDCEL913: 1-PLL, 3 出力
 - CDCE925/CDCEL925: 2-PLL, 5 出力
 - CDCE937/CDCEL937: 3-PLL, 7 出力
 - CDCE949/CDCEL949: 4-PLL, 9 出力
- システム内プログラミングおよび EEPROM
 - シリアル プログラム可能な揮発性レジスタ
 - 不揮発性 EEPROM に顧客設定を保存
- 柔軟な入力クロック設定の概念
 - 外部水晶振動子: 8MHz~32MHz
 - オンチップ VCXO: プル範囲 ± 150 ppm
 - シングルエンドの LVC MOS: 最高 160MHz
- 出力周波数を最高 230 MHz まで自由に選択可能
- 低ノイズの PLL コア
 - PLL ループ フィルタ コンポーネントを内蔵
 - 短いジッタ時間 (標準値 50ps)
- 独立した出力供給ピン
 - CDCE913: 3.3V および 2.5V
 - CDCEL913: 1.8V
- 柔軟なクロックドライバ:
 - 3 つのユーザー定義可能な制御入力 [S0/S1/S2] (SSC の選択、周波数切り替え、出力イネーブル、パワーダウンなどに使用可能)
 - ビデオ、オーディオ、USB、IEEE 1394、RFID、Bluetooth®, WLAN、Ethernet™、GPS
 - TI-DaVinci™、OMAP™、DSP を使用して共通クロックの周波数を生成
 - SSC 変調をプログラム可能
 - 0PPM クロック生成が可能
- 1.8V デバイス電源
- 幅広い温度範囲: -40°C~85°C
- TSSOP パッケージ
- 開発およびプログラミング キットにより PLL の設計とプログラムが簡単 (テキサス・インスツルメンツの Pro-Clock™)

2 アプリケーション

- デジタル TV (D-TV)
- セットトップ ボックス (STB)
- IP-STB
- DVD プレーヤ
- DVD レコーダ
- プリンタ

3 概要

CDCE913 および CDCEL913 デバイスは、モジュラー PLL ベースの低コストで高性能なプログラマブル クロック シンセサイザです。これらのデバイスは、1 つの入力周波数から最大 3 つの出力クロックを生成します。それぞれの出力は、内蔵の構成可能 PLL を使用して、230MHz までの任意のクロック周波数にシステム内でプログラム可能です。

CDCx913 には独立した出力電源ピン V_{DDOUT} があり、CDCEL913 では 1.8V、CDCE913 では 2.5V~3.3V です。

入力には外付けの水晶振動子、または LVC MOS クロック 信号を接続できます。選択可能なオンチップ VCXO により、出力周波数を外部の制御信号に同期できます。

PLL は SSC (スペクトラム拡散クロッキング) をサポートしているため、電磁気干渉 (EMI) 性能に優れています。


このデバイスは不揮発性 EEPROM のプログラミングをサポートしているため、アプリケーションに応じて簡単にカスタマイズ可能です。すべてのデバイス設定は、2 線式シリアル インターフェイスの SDA/SCL バスでプログラムできます。

CDCx913 は、-40°C~85°C の温度範囲内の 1.8V 環境で動作します。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ ⁽²⁾
CDCE913 CDCEL913	PW (TSSOP, 14)	5mm × 6.4mm

- 利用可能なすべてのパッケージについては、データシートの末尾にある注文情報を参照してください。
- パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。



代表的なアプリケーション回路図



Table of Contents

1 特長	1	7.4 Device Functional Modes.....	13
2 アプリケーション	1	7.5 Programming.....	14
3 概要	1	8 Application and Implementation	16
4 Pin Configuration and Functions	3	8.1 Application Information.....	16
5 Specifications	4	8.2 Typical Application.....	16
5.1 Absolute Maximum Ratings.....	4	8.3 Power Supply Recommendations.....	22
5.2 ESD Ratings.....	4	8.4 Layout.....	22
5.3 Recommended Operating Conditions.....	4	9 Register Maps	24
5.4 Thermal Information.....	5	9.1 SDA/SCL Configuration Registers.....	24
5.5 Electrical Characteristics.....	5	10 Device and Documentation Support	28
5.6 EEPROM Specification.....	7	10.1 Documentation Support.....	28
5.7 Timing Requirements: CLK_IN.....	7	10.2 ドキュメントの更新通知を受け取る方法.....	28
5.8 Timing Requirements: SDA/SCL ⁽¹⁾	7	10.3 サポート・リソース.....	28
5.9 Typical Characteristics.....	8	10.4 Trademarks.....	28
6 Parameter Measurement Information	9	10.5 静電気放電に関する注意事項.....	28
7 Detailed Description	10	10.6 用語集.....	28
7.1 Overview.....	10	11 Revision History	28
7.2 Functional Block Diagram.....	10	12 Mechanical, Packaging, and Orderable Information	29
7.3 Feature Description.....	11		

4 Pin Configuration and Functions




図 4-1. PW Package 14-Pin TSSOP Top View

表 4-1. Pin Functions

PIN		Type ¹	DESCRIPTION
NAME	NO.		
GND	5, 10	G	Ground
SCL/S2	12	I	SCL : serial clock input LVC MOS (default configuration), internal pullup 500 kΩ or S2 : user-programmable control input; LVC MOS inputs; 500-kΩ internal pullup
SDA/S1	13	I/O or I	SDA : bidirectional serial data input/output (default configuration), LVC MOS internal pullup; or S1 : user-programmable control input; LVC MOS inputs; 500-kΩ internal pullup
S0	2	I	User-programmable control input S0; LVC MOS inputs; 500-kΩ internal pullup
VCtrl	4	I	VCXO control voltage (leave open or pull up when not used)
VDD	3	P	1.8-V power supply for the device
VDDOUT	6, 7	P	CDCE913 : 3.3-V or 2.5-V supply for all outputs
			CDCEL913 : 1.8-V supply for all outputs
Xin/CLK	1	I	Crystal oscillator input or LVC MOS clock Input (selectable through SDA/SCL bus)
Xout	14	O	Crystal oscillator output (leave open or pull up when not used)
Y1	11	O	LVC MOS outputs
Y2	9	O	LVC MOS outputs
Y3	8	O	LVC MOS outputs

1. In = Input, O = Output, I/O = Input or Output G = Ground, P = Power

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{DD}	Supply voltage	−0.5	2.5	V
V _{DDOUT}	Output clocks supply voltage	−0.5	V _{DD}	V
		−0.5	3.6 + 0.5	
V _I	Input voltage ^{(2) (3)}	−0.5	V _{DD} + 0.5	V
V _O	Output voltage ⁽²⁾	−0.5	V _{DDOUT} + 0.5	V
I _I	Input current (V _I < 0, V _I > V _{DD})		20	mA
I _O	Continuous output current		50	mA
T _J	Maximum junction temperature		125	°C
T _{stg}	Storage temperature	−65	150	

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) SDA and SCL can go up to 3.6 V as stated in the *Recommended Operating Conditions* table.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Device supply voltage	1.7	1.8	1.9	V
V _O	Output Yx supply voltage for CDCE913, V _{DDOUT}	2.3		3.6	V
	Output Yx supply voltage for CDCEL913, V _{DDOUT}	1.7		1.9	
V _{IL}	Low-level input voltage, LVCMOS			0.3 × V _{DD}	V
V _{IH}	High-level input voltage, LVCMOS	0.7 × V _{DD}			V
V _{I(thresh)}	Input voltage threshold, LVCMOS		0.5 × V _{DD}		V
V _{I(S)}	Input voltage range, S0	0		1.9	V
	Input voltage range S1, S2, SDA, SCL; V _{I(thresh)} = 0.5 V _{DD}	0		3.6	
V _{I(CLK)}	Input voltage range CLK	0		1.9	V
I _{OH} / I _{OL}	Output current (V _{DDOUT} = 3.3 V)			±12	mA
	Output current (V _{DDOUT} = 2.5 V)			±10	
	Output current (V _{DDOUT} = 1.8 V)			±8	
C _L	Output load, LVCMOS			15	pF
T _A	Operating free-air temperature	−40		85	°C
RECOMMENDED CRYSTAL/VCXO SPECIFICATIONS ⁽¹⁾					
f _{Xtal}	Crystal input frequency range (fundamental mode)	8	27	32	MHz
ESR	Effective series resistance			100	Ω
f _{PR}	Pulling range (0 V ≤ V _{Ctrl} ≤ 1.8 V) ⁽²⁾	±120	±150		ppm
	Frequency control voltage, V _{Ctrl}	0		V _{DD}	V

		MIN	NOM	MAX	UNIT
C_0/C_1	Pullability ratio			220	
C_L	On-chip load capacitance at Xin and Xout	0		20	pF

- (1) For more information about VCXO configuration, and crystal recommendation, see [VCXO Application Guideline for CDCE\(L\)9xx Family](#) (application note).
- (2) Pulling range depends on crystal type, on-chip crystal load capacitance, and PCB stray capacitance; pulling range of minimum ± 120 ppm applies for crystal listed in [VCXO Application Guideline for CDCE\(L\)9xx Family](#) (application note).

5.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

THERMAL METRIC ^{(1) (2) (3)}		CDCEx913	UNIT	
		PW [TSSOP]		
		14 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	Airflow 0 lfm	106	°C/W
		Airflow 150 lfm	93	
		Airflow 200 lfm	92	
		Airflow 250 lfm	90	
		Airflow 500 lfm	85	
R _{θJC(top)}	Junction-to-case (top) thermal resistance		1.4	°C/W
R _{θJB}	Junction-to-board thermal resistance		66	°C/W
Ψ _{JT}	Junction-to-top characterization parameter		1.35	°C/W
Ψ _{JB}	Junction-to-board characterization parameter		61.83	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance		62	°C/W

- (1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application note.
- (2) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-K board).
- (3) For the most-current package and ordering information, see the [Package Option Addendum](#) at the end of this document, or see the TI website at [www.ti.com](#).

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
OVERALL PARAMETER						
I _{DD}	Supply current (see Figure 5-1)	All outputs off, f _{CLK} = 27 MHz, f _{VCO} = 135 MHz; f _{OUT} = 27 MHz	All PLLS on	11		mA
			Per PLL	9		
I _{DD(OUT)}	Supply current (see Figure 5-2 and Figure 5-3)	No load, all outputs on, f _{OUT} = 27 MHz	V _{DDOUT} = 3.3 V	1.3		mA
			V _{DDOUT} = 1.8 V	0.7		
I _{DD(PD)}	Power-down current. Every circuit powered down except SDA/SCL	f _{IN} = 0 MHz, V _{DD} = 1.9 V		30		μA
V _(PUC)	Supply voltage V _{dd} threshold for power-up control circuit			0.85	1.45	V
f _{VCO}	VCO frequency range of PLL			80	230	MHz
f _{OUT}	LVCMOS output frequency	V _{DDOUT} = 3.3 V		230		MHz
		V _{DDOUT} = 1.8 V		230		
LVCMOS PARAMETER						
V _{IK}	LVCMOS input voltage	V _{DD} = 1.7 V; I _I = −18 mA		−1.2		V
I _I	LVCMOS input current	V _I = 0 V or V _{DD} ; V _{DD} = 1.9 V		±5		μA
I _{IH}	LVCMOS input current for S0/S1/S2	V _I = V _{DD} ; V _{DD} = 1.9 V		5		μA
I _{IL}	LVCMOS input current for S0/S1/S2	V _I = 0 V; V _{DD} = 1.9 V		−4		μA

over recommended operating free-air temperature range (unless otherwise noted)

			TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
C _I	Input capacitance at Xin/Clk	V _{IClk} = 0 V or V _{DD}			6		pF
	Input capacitance at Xout	V _{IXout} = 0 V or V _{DD}			2		
	Input capacitance at S0/S1/S2	V _{IS} = 0 V or V _{DD}			3		
CDCE913 - LVCMOS PARAMETER FOR V _{DDOUT} = 3.3 V – MODE							
V _{OH}	LVCMOS high-level output voltage	V _{DDOUT} = 3 V, I _{OH} = –0.1 mA		2.9			V
		V _{DDOUT} = 3 V, I _{OH} = –8 mA		2.4			
		V _{DDOUT} = 3 V, I _{OH} = –12 mA		2.2			
V _{OL}	LVCMOS low-level output voltage	V _{DDOUT} = 3 V, I _{OL} = 0.1 mA				0.1	V
		V _{DDOUT} = 3 V, I _{OL} = 8 mA				0.5	
		V _{DDOUT} = 3 V, I _{OL} = 12 mA				0.8	
t _{PLH} , t _{PHL}	Propagation delay	PLL bypass			3.2		ns
t _r /t _f	Rise and fall time	V _{DDOUT} = 3.3 V (20%–80%)			0.6		ns
t _{jlt(cc)}	Cycle-to-cycle jitter ^{(2) (3)}	1 PLL switching, Y2-to-Y3			50	70	ps
t _{jlt(per)}	Peak-to-peak period jitter ⁽³⁾	1 PLL switching, Y2-to-Y3			60	100	ps
t _{sk(o)}	Output skew ⁽⁴⁾ , See 表 7-2	f _{OUT} = 50 MHz; Y1-to-Y3				60	ps
odc	Output duty cycle ⁽⁵⁾	f _{VCO} = 100 MHz; Pdiv = 1		45%		55%	
CDCE913 – LVCMOS PARAMETER for V _{DDOUT} = 2.5 V – MODE							
V _{OH}	LVCMOS high-level output voltage	V _{DDOUT} = 2.3 V, I _{OH} = –0.1 mA		2.2			V
		V _{DDOUT} = 2.3 V, I _{OH} = –6 mA		1.7			
		V _{DDOUT} = 2.3 V, I _{OH} = –10 mA		1.6			
V _{OL}	LVCMOS low-level output voltage	V _{DDOUT} = 2.3 V, I _{OL} = 0.1 mA				0.1	V
		V _{DDOUT} = 2.3 V, I _{OL} = 6 mA				0.5	
		V _{DDOUT} = 2.3 V, I _{OL} = 10 mA				0.7	
t _{PLH} , t _{PHL}	Propagation delay	PLL bypass			3.6		ns
t _r /t _f	Rise and fall time	V _{DDOUT} = 2.5 V (20%–80%)			0.8		ns
t _{jlt(cc)}	Cycle-to-cycle jitter ^{(2) (3)}	1 PLL switching, Y2-to-Y3			50	70	ps
t _{jlt(per)}	Peak-to-peak period jitter ⁽³⁾	1 PLL switching, Y2-to-Y3			60	100	ps
t _{sk(o)}	Output skew ⁽⁴⁾ , See 表 7-2	f _{OUT} = 50 MHz; Y1-to-Y3				60	ps
odc	Output duty cycle ⁽⁵⁾	f _{VCO} = 100 MHz; Pdiv = 1		45%		55%	
CDCEL913 — LVCMOS PARAMETER for V _{DDOUT} = 1.8 V – MODE							
V _{OH}	LVCMOS high-level output voltage	V _{DDOUT} = 1.7 V, I _{OH} = –0.1 mA		1.6			V
		V _{DDOUT} = 1.7 V, I _{OH} = –4 mA		1.4			
		V _{DDOUT} = 1.7 V, I _{OH} = –8 mA		1.1			
V _{OL}	LVCMOS low-level output voltage	V _{DDOUT} = 1.7 V, I _{OL} = 0.1 mA				0.1	V
		V _{DDOUT} = 1.7 V, I _{OL} = 4 mA				0.3	
		V _{DDOUT} = 1.7 V, I _{OL} = 8 mA				0.6	
t _{PLH} , t _{PHL}	Propagation delay	PLL bypass			2.6		ns
t _r /t _f	Rise and fall time	V _{DDOUT} = 1.8 V (20%–80%)			0.7		ns
t _{jlt(cc)}	Cycle-to-cycle jitter ^{(2) (3)}	1 PLL switching, Y2-to-Y3			80	110	ps
t _{jlt(per)}	Peak-to-peak period jitter ⁽³⁾	1 PLL switching, Y2-to-Y3			100	130	ps
t _{sk(o)}	Output skew ⁽⁴⁾ , See 表 7-2	f _{OUT} = 50 MHz; Y1-to-Y3				50	ps
odc	Output duty cycle ⁽⁵⁾	f _{VCO} = 100 MHz; Pdiv = 1		45%		55%	
SDA/SCL PARAMETER							
V _{IK}	SCL and SDA input clamp voltage	V _{DD} = 1.7 V; I _I = –18 mA				–1.2	V
I _{IH}	SCL and SDA input current	V _I = V _{DD} ; V _{DD} = 1.9 V				±10	μA
V _{IH}	SDA/SCL input high voltage ⁽⁶⁾			0.7 × V _{DD}			V
V _{IL}	SDA/SCL input low voltage ⁽⁶⁾					0.3 × V _{DD}	V
V _{OL}	SDA low-level output voltage	I _{OL} = 3 mA, V _{DD} = 1.7 V				0.2 × V _{DD}	V

over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
C _I	SCL/SDA input capacitance V _I = 0 V or V _{DD}		3	10	pF

- (1) All typical values are at respective nominal V_{DD}.
- (2) 10,000 cycles.
- (3) Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, f_{VCO} = 108 MHz, f_{OUT} = 27 MHz (measured at Y2).
- (4) The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider.
- (5) odc depends on output rise and fall time (t_r/t_f); data sampled on rising edge (t_r)
- (6) SDA and SCL pins are 3.3-V tolerant.

5.6 EEPROM Specification

	MIN	TYP	MAX	UNIT
EEcyc	Programming cycles of EEPROM	100	1000	cycles
EEret	Data retention	10		years

5.7 Timing Requirements: CLK_IN

over recommended ranges of supply voltage, load, and operating free-air temperature

	MIN	NOM	MAX	UNIT
f _{CLK}	PLL bypass mode		0	160
	PLL mode		8	160
t _r / t _f	Rise and fall time CLK signal (20% to 80%)		3	ns
	Duty cycle CLK at V _{DD} /2		40%	60%

5.8 Timing Requirements: SDA/SCL ⁽¹⁾

		STANDARD MODE		FAST MODE		UNIT
		MIN	MAX	MIN	MAX	
f _{SCL}	SCL clock frequency	0	100	0	400	kHz
t _{su} (START)	START setup time (SCL high before SDA low)	4.7		0.6		μs
t _h (START)	START hold time (SCL low after SDA low)	4		0.6		μs
t _w (SCLL)	SCL low-pulse duration	4.7		1.3		μs
t _w (SCLH)	SCL high-pulse duration	4		0.6		μs
t _h (SDA)	SDA hold time (SDA valid after SCL low)	0	3.45	0	0.9	μs
t _{su} (SDA)	SDA setup time	250		100		ns
t _r	SCL/SDA input rise time		1000		300	ns
t _f	SCL/SDA input fall time		300		300	ns
t _{su} (STOP)	STOP setup time	4		0.6		μs
t _{BUS}	Bus free time between a STOP and START condition	4.7		1.3		μs

- (1) See [Figure 7-8](#)

5.9 Typical Characteristics




图 5-1. CDCE913, CDCEL913 Supply Current vs PLL Frequency




图 5-2. CDCE913 Output Current vs Output Frequency




图 5-3. CDCEL913 Output Current vs Output Frequency

6 Parameter Measurement Information




図 6-1. Test Load




図 6-2. Test Load for 50-Ω Board Environment

7 Detailed Description

7.1 Overview

The CDCE913 and CDCEL913 devices are modular PLL-based, low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. The devices generate up to three output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using the integrated configurable PLL.

The CDCx913 has separate output supply pins, V_{DDOUT} , which is 1.8 V for CDCEL913 and 2.5 V to 3.3 V for CDCE913.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF. Additionally, a selectable on-chip VCXO allows synchronization of the output frequency to an external control signal, that is, the PWM signal.

The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, Bluetooth, Ethernet, GPS) or interface (USB, IEEE1394, memory stick) clocks from, for example, a 27-MHz reference input frequency.

The PLL supports spread-spectrum clocking (SSC). SSC can be center-spread or down-spread clocking, which is a common technique to reduce electromagnetic interference (EMI).


Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristics.

The device supports nonvolatile EEPROM programming for easy customization of the device to the application. The device is preset to a factory default configuration (see [Default Device Configuration](#)) that can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through the SDA/SCL bus, a 2-wire serial interface.

Three programmable control inputs, S0, S1, and S2, can be used to select different frequencies, change SSC setting for lowering EMI, or control other features like outputs disable to low, outputs 3-state, power down, PLL bypass, and so forth).

The CDCx913 operates in a 1.8-V environment. The device operates in a temperature range of -40°C to 85°C .

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Control Terminal Configuration

The CDCE913 or CDCEL913 has three user-definable control terminals (S0, S1, and S2), which allow external control of device settings. The devices can be programmed to any of the following functions:

- Spread-spectrum clocking selection → spread type and spread amount selection
- Frequency selection → switching between any of two user-defined frequencies
- Output state selection → output configuration and power-down control

The user can predefine up to eight different control settings. 表 7-1 and 表 7-2 explain these settings.

表 7-1. Control Terminal Definition

EXTERNAL CONTROL BITS	PLL1 SETTING			Y1 SETTING
Control function	PLL frequency selection	SSC selection	Output Y2/Y3 selection	Output Y1 and power-down selection

表 7-2. PLLx Setting (Can Be Selected for Each PLL Individually) ⁽¹⁾

SSCx [3 Bits]			CENTER	DOWN
SSC SELECTION (CENTER/DOWN)				
0	0	0	0% (off)	0% (off)
0	0	1	±0.25%	−0.25%
0	1	0	±0.5%	−0.5%
0	1	1	±0.75%	−0.75%
1	0	0	±1.0%	−1.0%
1	0	1	±1.25%	−1.25%
1	1	0	±1.5%	−1.5%
1	1	1	±2.0%	−2.0%

- (1) Center-spread/down-spread, Frequency0/Frequency1 and State0/State1 are user-definable in PLLx configuration register.

表 7-3. PLLx Setting, Frequency Selection (Can Be Selected for Each PLL Individually) ⁽¹⁾

FSx	FUNCTION
0	Frequency0
1	Frequency1

- (1) Frequency0 and Frequency1 can be any frequency within the specified f_{VCO} range.

表 7-4. PLLx Setting, Output Selection ⁽¹⁾ (Y2 ... Y3)

YxYx	FUNCTION
0	State0
1	State1

- (1) State0/State1 selection is valid for both outputs of the corresponding PLL module and can be power down, 3-state, low, or active.

表 7-5. Y1 Setting ⁽¹⁾

Y1 SELECTION	
Y1	FUNCTION
0	State 0
1	State 1

- (1) State0 and State1 are user definable in the generic configuration register and can be power down, 3-state, low, or active.


S1/SDA and S2/SCL pins of the CDCE913 or CDCEL913 are dual-function pins. In the default configuration, the pins are defined as SDA/SCL for the serial programming interface. The pins can be programmed as control pins (S1/S2) by setting the appropriate bits in the EEPROM. Changes to the control register (Bit **[6]** of byte **02h**) have no effect until the pins are written into the EEPROM.

After the S1/SDA and S2/SCL pins are set as control pins, the serial programming interface is no longer available. However, if V_{DDOUT} is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA/SCL).

S0 is **not** a multi-use pin. S0 is a control pin only.

7.3.2 Default Device Configuration

The internal EEPROM of the CDCE913 or CDCEL913 is preconfigured with a factory default configuration, as shown in [Figure 7-1](#) (The input frequency is passed through the output as a default). This preconfiguration allows the device to operate in default mode without the extra production step of programming. The default setting appears after power is supplied or after a power-down–power-up sequence, until the device is reprogrammed by the user to a different application configuration. A new register setting is programmed through the serial SDA/SCL interface.



7-1. Default Configuration

表 7-6 shows the factory default setting for the Control Terminal register. Though eight different register settings are possible, in the default configuration, only the first two settings (0 and 1) can be selected with S0, as S1 and S2 are configured as programming pins in default mode.

表 7-6. Factory Default Setting for Control Terminal Register ⁽¹⁾

			Y1	PLL1 SETTINGS		
EXTERNAL CONTROL PINS			OUTPUT SELECTION	FREQUENCY SELECTION	SSC SELECTION	OUTPUT SELECTION
S2	S1	S0	Y1	FS1	SSC1	Y2Y3
SCL (I ² C)	SDA (I ² C)	0	3-state	f _{VC01_0}	off	3-state
SCL (I ² C)	SDA (I ² C)	1	Enabled	f _{VC01_0}	off	Enabled

(1) In default mode or when programmed respectively, S1 and S2 act as serial programming interface, SDA/SCL. S1 and S2 do not have any control-pin function but are internally interpreted as if S1 = 0 and S2 = 0. S0, however, is a control pin, which in the default mode switches all outputs ON or OFF (as previously predefined).

7.3.3 SDA/SCL Serial Interface

The CDCE913 or CDCEL913 operates as a target device of the 2-wire serial SDA/SCL bus, compatible with the popular SMBus or I²C specification. The devices operate in the standard-mode transfer (up to 100 kbps) and fast-mode transfer (up to 400 kbps) and supports 7-bit addressing.

The S1/SDA and S2/SCL pins of the CDCE913 and CDCEL913 are dual function pins. In the default configuration, the pins are used as the SDA/SCL serial programming interface. The pins can be reprogrammed as general-purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, byte **02h**, bit **[6]**.

7.3.4 Data Protocol

The device supports *Byte Write and Byte Read* and *Block Write and Block Read* operations.

For *Byte Write/Read* operations, the system controller can individually access addressed bytes.

For *Block Write/Read* operations, the bytes are accessed in sequential order from lowest to highest byte (with most-significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of bytes read out are defined by Byte Count in the generic configuration register. At the *Block Read* instruction, all bytes defined in Byte Count must be read out to finish the read cycle correctly.

After a byte has been sent, the byte is written into the internal register and is effective immediately. This applies to each transferred byte, regardless of whether this is a *Byte Write* or a *Block Write* sequence.

If the EEPROM write cycle is initiated, the internal registers are written into the EEPROM. Data can be read out during the programming sequence (*Byte Read* or *Block Read*). The programming status can be monitored by *EEPIP*, byte 01h–bit 6. Before beginning EEPROM programming, pull CLKIN LOW. CLKIN must be held LOW for the duration of EEPROM programming. After initiating EEPROM programming with *EEWRITE*, byte 06h-bit 0, do not write to the device registers until *EEPIP* is read back as a 0.

The offset of the indexed byte is encoded in the command code, as described in 表 7-8.

表 7-7. Target Receiver Address (7 Bits)

DEVICE	A6	A5	A4	A3	A2	A1 ⁽¹⁾	A0 ⁽¹⁾	R/ W
CDCE913/CDCEL913	1	1	0	0	1	0	1	1/0
CDCE925/CDCEL925	1	1	0	0	1	0	0	1/0
CDCE937/CDCEL937	1	1	0	1	1	0	1	1/0
CDCE949/CDCEL949	1	1	0	1	1	0	0	1/0

(1) Address bits A0 and A1 are programmable through the SDA/SCL bus (byte **01**, bits **[1:0]**). This allows addressing up to 4 devices connected to the same SDA/SCL bus. The least-significant bit of the address byte designates a write or read operation.

7.4 Device Functional Modes

7.4.1 SDA/SCL Hardware Interface

図 7-2 shows how the CDCE913 or CDCEL913 clock synthesizer is connected to the SDA/SCL serial interface bus. Multiple devices can be connected to the bus, but reducing the speed (400 kHz is the maximum) can be necessary if many devices are connected.

Note that the pullup resistors (R_P) depend on the supply voltage, bus capacitance, and number of connected devices. The recommended pullup value is 4.7 k Ω . The pullup value must meet the minimum sink current of 3 mA at $V_{OL\ max} = 0.4\ V$ for the output stages (for more details see the SMBus or I²C Bus specification).





図 7-2. SDA / SCL Hardware Interface

7.5 Programming

表 7-8. Command Code Definition

BIT	DESCRIPTION
7	0 = Block Read or Block Write operation 1 = Byte Read or Byte Write operation
(6:0)	Byte offset for Byte Read, Block Read, Byte Write, and Block Write operations



- S** Start Condition
- Sr** Repeated Start Condition
- R/W** 1 = Read (Rd) From CDCE9xx Device; 0 = Write (Wr) to CDCE9xxx
- A** Acknowledge (ACK = 0 and NACK = 1)
- P** Stop Condition
- Controller-to-Target Transmission
- Target-to-Controller Transmission

図 7-3. Generic Programming Sequence



図 7-4. Byte Write Protocol






図 7-5. Byte Read Protocol




- A. Data byte 0 bits [7:0] is reserved for Revision Code and Vendor Identification. Also, Data byte 0 is used for internal test purpose and must not be overwritten.

7-6. Block Write Protocol



7-7. Block Read Protocol



7-8. Timing Diagram for SDA/SCL Serial Control Interface




図 8-2. Modulation Frequency (f_m) and Modulation Amount





図 8-3. Spread Spectrum Modulation Shapes

8.2.2 Detailed Design Procedure

8.2.2.1 Spread-Spectrum Clock (SSC)

Spread-spectrum modulation is a method to spread emitted energy over a larger bandwidth. In clocking, spread spectrum can reduce Electromagnetic Interference (EMI) by reducing the level of emission from clock distribution network.



CDCS502 with a 25-MHz Crystal, FS = 1, Fout = 100 MHz, and 0%, ±0.5, ±1%, and ±2% SSC

図 8-4. Comparison Between Typical Clock Power Spectrum and Spread-Spectrum Clock

8.2.2.2 PLL Frequency Planning

At a given input frequency (f_{IN}), use 式 1 to calculate the output frequency (f_{OUT}) of the CDCE913 or CDCEL913 device.

$$f_{OUT} = \frac{f_{IN}}{Pdiv} \times \frac{N}{M} \quad (1)$$

where

- M (1 to 511) and N (1 to 4095) are the multiplier/divide values of the PLL
- Pdiv (1 to 127) is the output divider

Use 式 2 to calculate the target VCO frequency (f_{VCO}) of each PLL.

$$f_{VCO} = f_{IN} \times \frac{N}{M} \quad (2)$$

The PLL internally operates as fractional divider and requires the following multiplier/divider settings:

- N
- $P = 4 - \text{int}(\log_2 N/M)$; if $P < 0$ then $P = 0$
- $Q = \text{int}(N'/M)$
- $R = N' - M \times Q$

where

$$N' = N \times 2^P$$

$$N \geq M;$$

$$80 \text{ MHz} \leq f_{VCO} \leq 230 \text{ MHz}$$

$$16 \leq Q \leq 63$$

$$0 \leq P \leq 4$$

$$0 \leq R \leq 51$$

Example:

for $f_{IN} = 27 \text{ MHz}$; $M = 1$; $N = 4$; $Pdiv = 2$

$$\rightarrow f_{OUT} = 54 \text{ MHz}$$

$$\rightarrow f_{VCO} = 108 \text{ MHz}$$

$$\rightarrow P = 4 - \text{int}(\log_2 4) = 4 - 2 = 2$$

$$\rightarrow N' = 4 \times 2^2 = 16$$

$$\rightarrow Q = \text{int}(16) = 16$$

$$\rightarrow R = 16 - 16 = 0$$

for $f_{IN} = 27 \text{ MHz}$; $M = 2$; $N = 11$; $Pdiv = 2$

$$\rightarrow f_{OUT} = 74.25 \text{ MHz}$$

$$\rightarrow f_{VCO} = 148.50 \text{ MHz}$$

$$\rightarrow P = 4 - \text{int}(\log_2 5.5) = 4 - 2 = 2$$

$$\rightarrow N' = 11 \times 2^2 = 44$$

$$\rightarrow Q = \text{int}(22) = 22$$

$$\rightarrow R = 44 - 44 = 0$$

The values for P, Q, R, and N' are automatically calculated when using TI Pro-Clock™ software.

8.2.2.3 Crystal Oscillator Start-up

When the CDCE913 or CDCEL913 is used as a crystal buffer, crystal oscillator start-up dominates the start-up time compared to the internal PLL lock time. The following diagram shows the oscillator start-up sequence for a 27-MHz crystal input with an 8-pF load. The start-up time for the crystal is in the order of approximately 250 μs compared to approximately 10 μs of lock time. In general, lock time is an order of magnitude less compared to the crystal start-up time.




図 8-5. Crystal Oscillator Start-Up vs PLL Lock Time

8.2.2.4 Frequency Adjustment with Crystal Oscillator Pulling

The frequency for the CDCE913 or CDCEL913 is adjusted for media and other applications with the VCXO control input V_{Ctrl} . If a PWM-modulated signal is used as a control signal for the VCXO, an external filter is needed.




図 8-6. Frequency Adjustment Using PWM Input to the VCXO Control

8.2.2.5 Unused Inputs/Outputs

If VCXO pulling functionality is not required, V_{Ctrl} must be left floating. All other unused inputs must be set to GND. Unused outputs must be left floating.

If one output block is not used, TI recommends disabling the block. However, TI always recommends providing the supply for the second output block even if the block is disabled.

8.2.2.6 Switching Between XO and VCXO Mode

When the CDCE(L)913 is in crystal oscillator or in VCXO configuration, the internal capacitors require different internal capacitance. The following steps are recommended to switch to VCXO mode when the configuration for the on-chip capacitor is still set for XO mode. To center the output frequency to 0 ppm:

1. While in XO mode, put $V_{ctrl} = V_{dd}/2$
2. Switch from XO mode to VCXO mode
3. Program the internal capacitors to obtain 0 ppm at the output.

8.2.3 Application Curves

Figure 8-7, Figure 8-8, Figure 8-9, and Figure 8-10 show CDCE913 measurements with the SSC feature enabled. Device Configuration: 27-MHz input, 27-MHz output.




Figure 8-7. $f_{OUT} = 27$ MHz, VCO Frequency < 125 MHz, SSC (2% Center)




Figure 8-8. $f_{OUT} = 27$ MHz, VCO Frequency > 175 MHz, SSC (1%, Center)




Figure 8-9. Output Spectrum With SSC Off




Figure 8-10. Output Spectrum With SSC On, 2% Center

8.3 Power Supply Recommendations

When using an external reference clock, XIN/CLK must be driven before V_{DD} ramps to avoid risk of unstable output. If V_{DDOUT} is applied before V_{DD} , TI recommends keeping V_{DD} pulled to GND until V_{DDOUT} is ramped. In case the V_{DDOUT} is powered while V_{DD} is floating, there is a risk of high current flowing on the V_{DDOUT} .

The device has a power-up control that is connected to the 1.8-V supply. This disables the entire device until the 1.8-V supply reaches a sufficient voltage level. Then, the device switches on all internal components, including the outputs. If there is a 3.3-V V_{DDOUT} available before the 1.8-V, the outputs stay disabled until the 1.8-V supply reaches a certain level.

8.4 Layout

8.4.1 Layout Guidelines

When the CDCE913 is used as a crystal buffer, any parasitics across the crystal affects the pulling range of the VCXO. Therefore, take care placing the crystal units on the board. Crystals must be placed as close to the device as possible, verifying that the routing lines from the crystal terminals to XIN and XOUT have the same length.


If possible, cut out both ground plane and power plane under the area where the crystal and the routing to the device are placed. In this area, always avoid routing any other signal line to avoid adding a source of noise coupling.

Additional discrete capacitors can be required to meet the load capacitance specification of certain crystal. For example, a 10.7-pF load capacitor is not fully programmable on the chip, because the internal capacitor can range from 0 pF to 20 pF with steps of 1 pF. The 0.7-pF capacitor therefore can be discretely added on top of an internal 10-pF capacitor.

To minimize the inductive influence of the trace, TI recommends placing this small capacitor as close to the device as possible and symmetrically with respect to XIN and XOUT.

✉ 8-11 shows a conceptual layout detailing recommended placement of power supply bypass capacitors. For component side mounting, use 0402 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low-impedance connection to the ground plane.

8.4.2 Layout Example



1 Place crystal with associated load caps as close to the chip

2 Place series termination resistors at Clock outputs to improve signal integrity

3 Place bypass caps close to the device pins, ensure wide freq. range

4 Use ferrite beads to isolate the device supply pins from board noise sources

図 8-11. Annotated Layout

9 Register Maps

9.1 SDA/SCL Configuration Registers

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCE913 or CDCEL913. All settings can be manually written into the device through the SDA/SCL bus or easily programmed by using the TI Pro-Clock™ software. TI Pro-Clock™ software allows the user to quickly make all settings and automatically calculates the values for optimized performance at lowest jitter.

表 9-1. SDA/SCL Registers

ADDRESS OFFSET	REGISTER DESCRIPTION	TABLE
00h	Generic configuration register	表 9-3
10h	PLL1 configuration register	表 9-4

The grey-highlighted bits, described in the configuration register tables in the following pages, belong to the control terminal register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2. See [Control Terminal Configuration](#).

表 9-2. Configuration Register, External Control Terminals

				Y1	PLL1 Settings		
EXTERNAL CONTROL PINS				OUTPUT SELECTION	FREQUENCY SELECTION	SSC SELECTION	OUTPUT SELECTION
	S2	S1	S0	Y1	FS1	SSC1	Y2Y3
0	0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0
1	0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1
2	0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2
3	0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3
4	1	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4
5	1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5
6	1	1	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6
7	1	1	1	Y1_7	FS1_7	SSC1_7	Y2Y3_7
Address offset ⁽¹⁾				04h	13h	10h–12h	15h

(1) Address offset refers to the byte address in the configuration register in [表 9-3](#) and [表 9-4](#).

表 9-3. Generic Configuration Register

OFFSET (1)	BIT(2)	ACRONYM	DEFAULT(3)	DESCRIPTION
00h	7	E_EL	Xb	Device identification (read-only): 1 is CDCE913 (3.3 V out), 0 is CDCEL913 (1.8 V out)
	6:4	RID	Xb	Revision identification number (read-only)
	3:0	VID	1h	Vendor identification number (read-only)
01h	7	—	0b	Reserved – always write 0
	6	EEPIP	0b	EEPROM programming Status ⁽⁴⁾ (read-only) 0 – EEPROM programming is completed. 1 – EEPROM is in programming mode.
	5	EELOCK	0b	Permanently lock EEPROM data ⁽⁵⁾ 0 – EEPROM is not locked. 1 – EEPROM is permanently locked.
	4	PWDN	0b	Device power down (overwrites S0/S1/S2 setting; configuration register settings are unchanged) Note: PWDN can not be set to 1 in the EEPROM. 0 – Device active (PLL1 and all outputs are enabled) 1 – Device power down (PLL1 in power down and all outputs in 3-state)
	3:2	INCLK	00b	Input clock selection: 00 – Xtal 10 – LVCMOS 01 – VCXO 11 – Reserved
	1:0	TARGET_A DR	01b	Address bits A0 and A1 of the target receiver address
02h	7	M1	1b	Clock source selection for output Y1: 0 – Input clock 1 – PLL1 clock
	6	SPICON	0b	Operation mode selection for pin 12/13 ⁽⁶⁾ 0 – Serial programming interface SDA (pin 13) and SCL (pin 12) 1 – Control pins S1 (pin 13) and S2 (pin 12)
	5:4	Y1_ST1	11b	Y1-State0/1 definition
	3:2	Y1_ST0	01b	00 – Device power down (all PLLs in power down and all outputs in 3-State) 10 – Y1 disabled to low 01 – Y1 disabled to 3-state 11 – Y1 enabled
	1:0	Pdiv1 [9:8]	001h	10-bit Y1-output-divider Pdiv1: 0 – Divider reset and stand-by 1 to 1023 – Divider value
03h	7:0	Pdiv1 [7:0]		
04h	7	Y1_7	0b	Y1_x State Selection ⁽⁷⁾ 0 – State0 (predefined by Y1_ST0) 1 – State1 (predefined by Y1_ST1)
	6	Y1_6	0b	
	5	Y1_5	0b	
	4	Y1_4	0b	
	3	Y1_3	0b	
	2	Y1_2	0b	
	1	Y1_1	1b	
	0	Y1_0	0b	
05h	7:3	XCSEL	0Ah	Crystal load capacitor selection ⁽⁸⁾ 00h – 0 pF 01h – 1 pF 02h – 2 pF :14h to 1Fh – 20 pF
	2:0		0b	Reserved – do not write other than 0
06h	7:1	BCOUNT	20h	7-bit byte count (defines the number of bytes which is sent from this device at the next <i>Block Read</i> transfer); all bytes must be read out to finish the read cycle correctly.
	0	EEWRITE	0b	Initiate EEPROM write cycle ⁽⁴⁾ ⁽⁹⁾ 0 – No EEPROM write cycle 1 – Start EEPROM write cycle (internal registers are saved to the EEPROM)
07h-0Fh		—	0h	Unused address range

- (1) Writing data beyond '20h can affect device function.
- (2) All data transferred with the MSB first
- (3) Unless customer-specific setting
- (4) During EEPROM programming, no data is allowed to be sent to the device through the SDA/SCL bus until the programming sequence is completed. Data, however, can be read out during the programming sequence (*Byte Read* or *Block Read*).
- (5) If this bit is set to high in the EEPROM, the actual data in the EEPROM is permanently locked. No further programming is possible. Data, however can still be written through the SDA/SCL bus to the internal register to change device function on the fly, but new data can no longer be saved to the EEPROM. EELOCK is effective only if written into the EEPROM.

- (6) Selection of *control pins* is effective only if written into the EEPROM. After the pins are written into the EEPROM, the serial programming pins are no longer available. However, if V_{DDOUT} is forced to GND, the two control pins, S1 and S2, temporarily act as serial programming pins (SDA/SCL), and the two target receiver address bits are reset to $A0 = 0$ and $A1 = 0$.
- (7) These are the bits of the control terminal register (see 表 9-2). The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2.
- (8) The internal load capacitor (C1, C2) must be used to achieve the best clock performance. External capacitors must be used only to finely adjust C_L by a few picofarads. The value of C_L can be programmed with a resolution of 1 pF for a crystal load range of 0 pF to 20 pF. For $C_L > 20$ pF, use additional external capacitors. The device input capacitance value must be considered, which always adds 1.5 pF (6 pF/2 pF) to the selected C_L . For more about VCXO configuration and crystal recommendation, see the [VCXO Application Guideline for CDCE\(L\)9xx Family](#) application note.
- (9) The EEPROM WRITE bit must be sent last. This verifies that the content of all internal registers are stored in the EEPROM. The EEWRITE cycle is initiated with the rising edge of the EEWRITE bit. A static level-high does not trigger an EEPROM WRITE cycle. The EEWRITE bit must be reset to low after the programming is completed. The programming status can be monitored by reading out EEPIF. If EELOCK is set to high, no EEPROM programming is possible.

表 9-4. PLL1 Configuration Register

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION																		
10h	7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC selection (modulation amount). ⁽⁴⁾ <table><tr><td>Down</td><td>Center</td></tr><tr><td>000 (off)</td><td>000 (off)</td></tr><tr><td>001 – 0.25%</td><td>001 ± 0.25%</td></tr><tr><td>010 – 0.5%</td><td>010 ± 0.5%</td></tr><tr><td>011 – 0.75%</td><td>011 ± 0.75%</td></tr><tr><td>100 – 1.0%</td><td>100 ± 1.0%</td></tr><tr><td>101 – 1.25%</td><td>101 ± 1.25%</td></tr><tr><td>110 – 1.5%</td><td>110 ± 1.5%</td></tr><tr><td>111 – 2.0%</td><td>111 ± 2.0%</td></tr></table>	Down	Center	000 (off)	000 (off)	001 – 0.25%	001 ± 0.25%	010 – 0.5%	010 ± 0.5%	011 – 0.75%	011 ± 0.75%	100 – 1.0%	100 ± 1.0%	101 – 1.25%	101 ± 1.25%	110 – 1.5%	110 ± 1.5%	111 – 2.0%	111 ± 2.0%
	Down	Center																				
	000 (off)	000 (off)																				
001 – 0.25%	001 ± 0.25%																					
010 – 0.5%	010 ± 0.5%																					
011 – 0.75%	011 ± 0.75%																					
100 – 1.0%	100 ± 1.0%																					
101 – 1.25%	101 ± 1.25%																					
110 – 1.5%	110 ± 1.5%																					
111 – 2.0%	111 ± 2.0%																					
4:2	SSC1_6 [2:0]	000b																				
1:0	SSC1_5 [2:1]	000b																				
11h	7		SSC1_5 [0]																			
	6:4	SSC1_4 [2:0]	000b																			
	3:1	SSC1_3 [2:0]	000b																			
	0	SSC1_2 [2]	000b																			
12h	7:6	SSC1_2 [1:0]																				
	5:3	SSC1_1 [2:0]	000b																			
	2:0	SSC1_0 [2:0]	000b																			
13h	7	FS1_7	0b	FS1_x: PLL1 frequency selection ⁽⁴⁾ <table><tr><td>0 – f_{VCO1_0} (predefined by PLL1_0 – multiplier/divider value)</td></tr><tr><td>1 – f_{VCO1_1} (predefined by PLL1_1 – multiplier/divider value)</td></tr></table>	0 – f _{VCO1_0} (predefined by PLL1_0 – multiplier/divider value)	1 – f _{VCO1_1} (predefined by PLL1_1 – multiplier/divider value)																
	0 – f _{VCO1_0} (predefined by PLL1_0 – multiplier/divider value)																					
	1 – f _{VCO1_1} (predefined by PLL1_1 – multiplier/divider value)																					
	6	FS1_6	0b																			
	5	FS1_5	0b																			
	4	FS1_4	0b																			
	3	FS1_3	0b																			
	2	FS1_2	0b																			
1	FS1_1	0b																				
0	FS1_0	0b																				
14h	7	MUX1	1b	PLL1 multiplexer: 0 – PLL1 1 – PLL1 bypass (PLL1 is in power down)																		
	6	M2	1b	Output Y2 multiplexer: 0 – Pdiv1 1 – Pdiv2																		
	5:4	M3	10b	Output Y3 Multiplexer: 00 – Pdiv1-divider 01 – Pdiv2-divider 10 – Pdiv3-divider 11 – Reserved																		
	3:2	Y2Y3_ST1	11b	Y2, Y3-State0/1definition: 00 – Y2/Y3 disabled to 3-state (PLL1 is in power down) 01 – Y2/Y3 disabled to 3-State 10–Y2/Y3 disabled to low 11 – Y2/Y3 enabled																		
	1:0	Y2Y3_ST0	01b																			
15h	7	Y2Y3_7	0b	Y2Y3_x output state selection. ⁽⁴⁾ <table><tr><td>0 – State0 (predefined by Y2Y3_ST0)</td></tr><tr><td>1 – State1 (predefined by Y2Y3_ST1)</td></tr></table>	0 – State0 (predefined by Y2Y3_ST0)	1 – State1 (predefined by Y2Y3_ST1)																
	0 – State0 (predefined by Y2Y3_ST0)																					
	1 – State1 (predefined by Y2Y3_ST1)																					
	6	Y2Y3_6	0b																			
	5	Y2Y3_5	0b																			
	4	Y2Y3_4	0b																			
	3	Y2Y3_3	0b																			
	2	Y2Y3_2	0b																			
1	Y2Y3_1	1b																				
0	Y2Y3_0	0b																				

表 9-4. PLL1 Configuration Register (続き)

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION	
16h	7	SSC1DC	0b	PLL1 SSC down/center selection:	0 – Down 1 – Center
	6:0	Pdiv2	01h	7-bit Y2-output-divider Pdiv2:	0 – Reset and stand-by 1 to 127 – Divider value
17h	7	—	0b	Reserved – do not write others than 0	
	6:0	Pdiv3	01h	7-bit Y3-output-divider Pdiv3:	0 – Reset and stand-by 1 to 127 – Divider value
18h	7:0	PLL1_0N [11:4]	004h	PLL1_0 ⁽⁵⁾ : 30-bit multiplier/divider value for frequency f _{VCO1_0} (for more information, see the <i>PLL Multiplier/Divider Definition</i> paragraph).	
19h	7:4	PLL1_0N [3:0]			
	3:0	PLL1_0R [8:5]	000h		
1Ah	7:3	PLL1_0R[4:0]	10h		
	2:0	PLL1_0Q [5:3]			
1Bh	7:5	PLL1_0Q [2:0]	010b		
	4:2	PLL1_0P [2:0]			
	1:0	VCO1_0_RANGE	00b	f _{VCO1_0} range selection:	00 – f _{VCO1_0} < 125 MHz 01 – 125 MHz ≤ f _{VCO1_0} < 150 MHz 10 – 150 MHz ≤ f _{VCO1_0} < 175 MHz 11 – f _{VCO1_0} ≥ 175 MHz
1Ch	7:0	PLL1_1N [11:4]	004h	PLL1_1 ⁽⁵⁾ : 30-bit multiplier/divider value for frequency f _{VCO1_1} (for more information see the <i>PLL Multiplier/Divider Definition</i>).	
1Dh	7:4	PLL1_1N [3:0]			
	3:0	PLL1_1R [8:5]	000h		
1Eh	7:3	PLL1_1R[4:0]	10h		
	2:0	PLL1_1Q [5:3]			
1Fh	7:5	PLL1_1Q [2:0]	010b		
	4:2	PLL1_1P [2:0]			
	1:0	VCO1_1_RANGE	00b	f _{VCO1_1} range selection:	00 – f _{VCO1_1} < 125 MHz 01 – 125 MHz ≤ f _{VCO1_1} < 150 MHz 10 – 150 MHz ≤ f _{VCO1_1} < 175 MHz 11 – f _{VCO1_1} ≥ 175 MHz

- (1) Writing data beyond 20h can adversely affect device function.
(2) All data is transferred MSB-first.
(3) Unless a custom setting is used.
(4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.
(5) PLL settings limits: $16 \leq q \leq 63$, $0 \leq p \leq 7$, $0 \leq r \leq 511$, $0 < N < 4096$.

10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, [VCXO Application Guideline for CDCE\(L\)9xx Family application note](#)

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

10.4 Trademarks

Ethernet™ is a trademark of Xerox Corporation.

DaVinci™, OMAP™, Pro-Clock™, and テキサス・インスツルメンツ E2E™ are trademarks of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision H (February 2024) to Revision I (August 2024)	Page
• アプリケーション のリストにリンクを追加.....	1
• Updated footnote language to conform to updated TI Datasheet Guidelines throughout the Specifications section.....	4
• Updated Power Supply Recommendations section with correct power sequence.....	22

Changes from Revision G (October 2016) to Revision H (February 2024)	Page
• ドキュメント全体にわたって表、図、相互参照の採番方法を更新.....	1
• I ² C に言及している場合、すべての旧式の用語をコントローラおよびターゲットに変更.....	1
• 「製品情報」表を「パッケージ情報」に変更.....	1

• Changed unit kbit/s to kbps.....	12
• Added information on allowable data inputs during the EEPROM write cycle in <i>Data Protocol</i>	13

Changes from Revision F (April 2015) to Revision G (October 2016)	Page
--	-------------

• データシートのタイトルを「1.8V、2.5V、3.3V 出力搭載 CDCEx913 プログラマブル 1-PLL VCXO クロック シンセサイザ」から次に変更: CDCE(L)913:SSC サポートによる EMI 削減機能を搭載した柔軟な低消費電力 LVCMOS クロック ジェネレータ	1
--	---

Changes from Revision E (March 2010) to Revision F (April 2015)	Page
--	-------------

• 「ESD 定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加。	1
• Added in Figure 9, second S to Sr.....	14
• Changed $100\text{ MHz} < f_{\text{VCO}} < 200\text{ MHz}$; TO $80\text{ MHz} \leq f_{\text{VCO}} \leq 230\text{ MHz}$; and changed $0 \leq p \leq 7$ TO $0 \leq p \leq 4$	18
• Changed under Example, fifth row, N", 2 places TO N'.....	18

Changes from Revision D (October 2009) to Revision E (March 2010)	Page
--	-------------

• Added PLL settings limits: $16 \leq q \leq 63$, $0 \leq p \leq 7$, $0 \leq r \leq 511$ to PLL Multiplier/Divider Definition Section.....	18
• Added PLL settings limits: $16 \leq q \leq 63$, $0 \leq p \leq 7$, $0 \leq r \leq 511$, $0 < N < 4096$ foot to PLL1 Configure Register Table.....	24

Changes from Revision C (August 2007) to Revision D (October 2009)	Page
---	-------------

• Deleted sentence - A different default setting can be programmed upon customer request. Contact Texas Instruments sales or marketing representative for more information.....	12
---	----

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CDCE913PW	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913
CDCE913PW.B	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913
CDCE913PWG4	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913
CDCE913PWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913
CDCE913PWR.B	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913
CDCE913PWRG4	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCE913
CDCEL913PW	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913
CDCEL913PW.B	Active	Production	TSSOP (PW) 14	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913
CDCEL913PWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913
CDCEL913PWR.B	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913
CDCEL913PWRG4.B	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CKEL913

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CDCE913, CDCEL913 :

- Automotive : [CDCE913-Q1](#), [CDCEL913-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCE913PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CDCEL913PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE913PWR	TSSOP	PW	14	2000	356.0	356.0	35.0
CDCEL913PWR	TSSOP	PW	14	2000	367.0	367.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CDCE913PW	PW	TSSOP	14	90	530	10.2	3600	3.5
CDCE913PW.B	PW	TSSOP	14	90	530	10.2	3600	3.5
CDCE913PWG4	PW	TSSOP	14	90	530	10.2	3600	3.5
CDCEL913PW	PW	TSSOP	14	90	530	10.2	3600	3.5
CDCEL913PW.B	PW	TSSOP	14	90	530	10.2	3600	3.5



4220202/B 12/2023

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated