





参考資料



CD54HC534, CD74HC534, CD54HC564, CD74HC564 CD54HCT534, CD74HCT534, CD54HCT564, CD74HCT564

JAJSNU6E - NOVEMBER 1998 - REVISED OCTOBER 2022

# CDx4HC534、CDx4HCT534、CDx4HC564、CDx4HCT564 高速 CMOS ロジック・オクタル D タイプ・フリップ・フロップ、3 ステート反転ポジティブ・エッジ・トリガ

# 1 特長

- バッファ付き入力
- 共通の3ステート出力イネーブル制御
- 3ステート出力
- バス・ライン駆動能力
- 13ns の伝搬遅延 (クロックから出力、標準値、V<sub>CC</sub> = 5V、

 $C_L = 15pF, T_A = 25^{\circ}C)$ 

- ファンアウト(全温度範囲にわたって)
  - 標準出力:10 個の LSTTL 負荷
  - バス・ドライバ出力: 15 個の LSTTL 負荷
- 広い動作温度範囲:-55℃~125℃
- 平衡な伝搬遅延と遷移時間
- LSTTL ロジック IC に比べて消費電力を大幅削減
- HC タイプ
  - 2V~6Vで動作
  - 優れたノイズ耐性: $V_{CC}$  に対して  $N_{IL}$  = 30%、 $N_{IH}$  = 30% ( $V_{CC}$  = 5V 時)
- HCT タイプ
  - 4.5V~5.5V で動作
  - LSTTL 入力ロジックと直接互換、
     V<sub>IL</sub> = 0.8V (最大値)、V<sub>IH</sub> = 2V (最小値)
  - CMOS 入力互換、V<sub>OL</sub>、V<sub>OH</sub> で I<sub>I</sub> ≦ 1µA


# 2 概要

'HC534、'HCT534、'HC564、'HCT564 は、シリコン・ゲート CMOS 技術を使って製造された高速オクタル D タイプ・フリップ・フロップです。標準 CMOS IC の低消費電力と、15 個の LSTTL 負荷に耐える駆動能力とを合わせ持っています。大きな出力駆動能力と3 ステート機能を備えたこれらのデバイスは、バス構成システムのバス・ラインとのインターフェイスに理想的です。これらの2 つのタイプは機能的には同じであり、ピン配置のみが異なります。

#### 製品情報

	45CHH 173 TM	
部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
CD74HC564M	SOIC (20)	12.80mm × 7.50mm
CD74HCT564M	SOIC (20)	12.80mm × 7.50mm
CD74HC534E	PDIP (20)	25.40mm × 6.35mm
CD74HC564E	PDIP (20)	25.40mm × 6.35mm
CD74HCT534E	PDIP (20)	25.40mm × 6.35mm
CD74HCT564E	PDIP (20)	25.40mm × 6.35mm
CD54HC534F3A	CDIP (20)	26.92mm × 6.92mm
CD54HCT534F3A	CDIP (20)	26.92mm × 6.92mm
CD54HCT564F3A	CDIP (20)	26.92mm × 6.92mm

(1) 利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



機能ダイアグラム



# **Table of Contents**

1 特長	1	7.2 Functional Block Diagram	. 10
2 概要		7.3 Device Functional Modes	
3 Revision History		8 Power Supply Recommendations	. 11
4 Pin Configuration and Functions		9 Layout	. 11
5 Specifications		9.1 Layout Guidelines	
5.1 Absolute Maximum Ratings <sup>(1)</sup>		10 Device and Documentation Support	.12
5.2 Recommended Operating Conditions		10.1 Receiving Notification of Documentation Updates.	.12
5.3 Thermal Information		10.2 サポート・リソース	12
5.4 Electrical Characteristics	<mark>5</mark>	10.3 Trademarks	.12
5.5 Prerequisite for Switching Characteristics		10.4 Electrostatic Discharge Caution	.12
5.6 Switching Characteristics		10.5 Glossary	.12
6 Parameter Measurement Information	8	11 Mechanical, Packaging, and Orderable	
7 Detailed Description	10	Information	. 12
7.1 Overview	10		


# 3 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に進じています。


Changes from Revision C (April 2004) to Revision D (January 2022)	Page
• Increased RθJA for packages: DW (58 to 109.1); N (69 to 84.6)	4
Changes from Revision D (January 2022) to Revision E (October 2022)	Page



# **4 Pin Configuration and Functions**



HC/HCT534 J or N package 20-Pin CDIP or PDIP Top View



HC/HCT564 J, N, or DW package 20-Pin CDIP, PDIP, or SOIC Top View



# **5 Specifications**

# 5.1 Absolute Maximum Ratings<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	7	V
I <sub>IK</sub>	Input diode current	For $V_1 < -0.5 \text{ V}$ or $V_1 > V_{CC} + 0.5 \text{ V}$		±20	mA
I <sub>OK</sub>	Output diode current	For $V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$		±20	mA
Io	Drain current, per output	For -0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V		±35	mA
Io	Output source or sink current per output pin	For $V_O > -0.5 \text{ V}$ or $V_O < V_{CC} + 0.5 \text{ V}$		±25	mA
	Continuous current through V <sub>CC</sub> or GND			±50	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C
	Lead temperature (Soldering 10s) (SOIC - lead	tips only)		300	°C

<sup>(1)</sup> Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# **5.2 Recommended Operating Conditions**

			MIN	MAX	UNIT
V	Supply voltage range	HC types	2	6	V
V <sub>CC</sub>	Supply voltage range	HCT types	4.5	5.5	V
V <sub>I</sub> , V <sub>O</sub>	Input or output voltage	•	0	V <sub>CC</sub>	V
		2 V		1000	
t <sub>t</sub>	Input rise and fall time	4.5 V		500	ns
		6 V		400	
T <sub>A</sub>	Temperature range		-55	125	°C

#### 5.3 Thermal Information

		DW (SOIC)	N (PDIP)	
THERMAL ME	TRIC	20 PINS	20 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)</sup>	109.1	84.6	°C/W
R <sub>0JC (top)</sub>	Junction-to-case (top) thermal resistance	76	72.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	77.6	65.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	51.5	55.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	77.1	65.2	°C/W
R <sub>0JC (bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



# **5.4 Electrical Characteristics**

	PARAMETER	TEST	V AA		25℃		–40℃ to	85℃	–55℃ to 125℃		UNIT
	PARAIVIETER	CONDITIONS(2)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
HC TYP	PES										
			2	1.5			1.5		1.5		
$V_{IH}$	High level input voltage		4.5	3.15			3.15		3.15		V
	Volkago		6	4.2			4.2		4.2		
			2			0.5		0.5		0.5	
$V_{IL}$	Low level input voltage		4.5			1.35		1.35		1.35	V
	voltage		6			1.8		1.8		1.8	
		I <sub>OH</sub> = -20 μA	2	1.9			1.9		1.9		
	High level output	I <sub>OH</sub> = -20 μA	4.5	4.4			4.4		4.4		
$V_{OH}$	voltage	I <sub>OH</sub> = -20 μA	6	5.9			5.9		5.9		V
	High level output	I <sub>OH</sub> = -6 mA	4.5	3.98			3.84		3.7		
	voltage	I <sub>OH</sub> = -7.8 mA	6	5.48			5.34		5.2		
		I <sub>OL</sub> = 20 μA	2			0.1		0.1		0.1	
	Low level output	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	
$V_{OL}$	voltage	I <sub>OL</sub> = 20 μA	6			0.1		0.1		0.1	V
	Low level output	I <sub>OL</sub> = 6 mA	4.5			0.26		0.33		0.4	
	voltage	I <sub>OL</sub> = 7.8 mA	6			0.26		0.33		0.4	
l <sub>l</sub>	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	6			±0.1		±1		±1	μΑ
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	6			8		80		160	μA
oz	Three-state leakage current	V <sub>O</sub> = V <sub>CC</sub> or GND	6			±0.5		±5.0		±10	μΑ
HCT TY	'PES										
V <sub>IH</sub>	High level input voltage		4.5 to 5.5	2			2		2		V
V <sub>IL</sub>	Low level input voltage		4.5 to 5.5			0.8		0.8	,	0.8	V
. /	High level output voltage	V <sub>OH</sub> = –20 μA	4.5	4.4			4.4		4.4		\ /
V <sub>OH</sub>	High level output voltage	V <sub>OH</sub> = -6 mA	4.5	3.98			3.84		3.7		V
. /	Low level output voltage	V <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	.,
V <sub>OL</sub>	Low level output voltage	V <sub>OL</sub> = 6 mA	4.5			0.26		0.33		0.4	V
ı	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> and GND	5.5			±0.1		±1		±1	μΑ
СС	Supply current	V <sub>I</sub> = V <sub>CC</sub> and GND	5.5			8		80		160	μΑ
l <sub>oz</sub>	Three-state leakage current	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5			±0.5		±5.0		±10	μΑ



# **5.4 Electrical Characteristics (continued)**

P	ARAMETER	TEST V <sub>CC</sub> (V)			–40°C to 85°C		–55℃ to 125℃		UNIT		
	AIVAMILILIX	CONDITIONS <sup>(2)</sup>	VCC (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONT
		D0 - D7 inputs held at V <sub>CC</sub> –2.1	4.5 to 5.5		100	54		67.5		73.5	
ΔI <sub>CC</sub> (1)	ΔI <sub>CC</sub> <sup>(1)</sup> Additional supply current per input pin	CP input held at V <sub>CC</sub> –2.1	4.5 to 5.5		100	108		135		147	μΑ
		OE input held at V <sub>CC</sub> −2.1	4.5 to 5.5		100	198		247.5	2	69.5	

<sup>(1)</sup> For dual-supply systems theoretical worst case ( $V_1$  = 2.4 V,  $V_{CC}$  = 5.5 V) specification is 1.8 mA. (2)  $V_1$  =  $V_{IH}$  or  $V_{IL}$ .

# 5.5 Prerequisite for Switching Characteristics

	DADAMETED	V 00		25℃		<b>-40</b> °	°C to 85°	С	-55°	C to 125	ဇ	
	PARAMETER	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
нс тү	PES										'	
		2	6			5			4			
f <sub>MAX</sub>	Maximum clock frequency	4.5	30			25			20			MHz
		6	35			29			23			
		2	80			100			120			
t <sub>W</sub>	Clock pulse width	4.5	16			20			24			ns
		6	14			17			20			
		2	60			75			90			
t <sub>SU</sub>	Setup time data to clock	4.5	12			15			18			ns
		6	10			13			15			
		2	5			5			5			
t <sub>H</sub>	Hold time data to clock	4.5	5			5			5			ns
		6	5			5			5			
нст т	YPES							-				
f <sub>MAX</sub>	Maximum clock frequency	4.5	25			20			16			MHz
t <sub>W</sub>	Clock pulse width	4.5	20			25			30			ns
t <sub>SU</sub>	Setup time data to clock	4.5	20	į.		25	1		30			ns
t <sub>H</sub>	Hold time Data to clock (534)	4.5	5			5			5			ns
t <sub>H</sub>	Hold time Data to clock (564)	4.5	3			3			3			ns



# 5.6 Switching Characteristics

 $C_L$  = 50 pF, Input  $t_r$ ,  $t_f$  = 6 ns

	DADAMETED	V 00		25℃		–40℃ to 85℃	–55℃ to 125℃	UNIT
	PARAMETER	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN MAX	MIN MAX	UNII
HC TYPE	S	1						
		2			165	205	250	
$t_{PLH}$ , $t_{PHL}$	Propagation delay clock to output	4.5		13 <sup>(3)</sup>	33	41	50	ns
		6			28	35	43	
		2			150	190	225	
$t_{PL},t_{PHZ}$	Output disable to Q (534)	4.5		12 <sup>(3)</sup>	30	38	45	ns
		6			26	33	38	
		2			135	170	205	
$t_{PLZ}, t_{PHZ}$	Output disable to Q (564)	4.5		12 <sup>(3)</sup>	27	34	41	ns
		6			23	29	35	
		2			150	190	225	
t <sub>PZL</sub> , t <sub>PZH</sub>	Output enable to Q	4.5		12 <sup>(3)</sup>	30	38	45	ns
		6			26	33	38	
f <sub>MAX</sub>	Maximum clock frequency	5		60 <sup>(4)</sup>				MHz
		2			60	75	90	
$t_{THL}$ , $t_{TLH}$	Output transition time	4.5			12	15	18	ns
		6			10	13	15	
Cı	Input capacitance		10		10	10	10	pF
Co	Three-state output capacitance		20		20	20	20	pF
C <sub>PD</sub>	Power dissipation capacitance <sup>(1) (2)</sup>	5		32				pF
HCT TYP	ES							
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay clock to output	4.5		14 <sup>(3)</sup>	35	44	53	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output disable to Q	4.5		12 <sup>(3)</sup>	30	38	45	ns
t <sub>PHL</sub> , t <sub>PZH</sub>	Output enable to Q	4.5		14 <sup>(3)</sup>	35	44	53	ns
f <sub>MAX</sub>	Maximum clock frequency	5		50 <sup>(4)</sup>				MHz
t <sub>TLH</sub> , t <sub>THL</sub>	Output transition time	4.5			12	15	18	ns
Cı	Input capacitance		10		10	10	10	pF
Co	Three-state output capacitance		20		20	20	20	pF
C <sub>PD</sub>	Power dissipation capacitance <sup>(1) (2)</sup>	5		36				pF


 <sup>(1)</sup> C<sub>PD</sub> is used to determine the dynamic power consumption, per package.
 (2) P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub> <sup>2</sup> f<sub>i</sub> + Σ C<sub>L</sub> V<sub>CC</sub> <sup>2</sup> f<sub>O</sub> where f<sub>i</sub> = input frequency, f<sub>O</sub> = output frequency, C<sub>L</sub> = output load capacitance, V<sub>CC</sub> = supply voltage.
 (3) C<sub>L</sub> = 15 pF and V<sub>CC</sub> = 5 V.
 (4) C<sub>L</sub> = 15 pF.

# **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{\rm O}$  = 50  $\Omega$ ,  $t_{\rm t}$  < 6 ns.


For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C<sub>L</sub> includes probe and test-fixture capacitance.

図 6-1. Load Circuit for 3-State Outputs




(1) C<sub>L</sub> includes probe and test-fixture capacitance.

#### 図 6-2. Load Circuit for Push-Pull Outputs




(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}$ .

図 6-3. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs



- (1) S1 = CLOSED; S2 = OPEN.
- (2) S1 = OPEN; s2 = CLOSED.
- (3) t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- (4)  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .


# 図 6-4. Voltage Waveforms, Standard CMOS Inputs Propagation Delays



(1) The greater between t<sub>r</sub> and t<sub>f</sub> is the same as t<sub>t</sub>.


図 6-5. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs





(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}$ .

図 6-6. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs



- (1)  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- (2)  $t_{\text{PZL}}$  and  $t_{\text{PZH}}$  are the same as  $t_{\text{en}}$ .

図 6-7. Voltage Waveforms, TTL-Compatible CMOS Inputs Propagation Delays



# 7 Detailed Description


#### 7.1 Overview

The 'HC534, 'HCT534, 'HC564, and 'HCT564 are high speed Octal D-Type Flip-Flops manufactured with silicon gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LSTTL loads. Due to the large output drive capability and the three-state feature, these devices are ideally suited for interfacing with bus lines in a bus organized system. The two types are functionally identical and differ only in their pinout arrangements.

The 'HC534, 'HCT534, 'HC564, and 'HCT564 are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are inverted and transferred to the Q outputs on the positive going transition of the CLOCK input. When a high logic level is applied to the OUTPUT ENABLE input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The HCT logic family is speed, function, and pin compatible with the standard LS logic family.

#### 7.2 Functional Block Diagram



#### 7.3 Device Functional Modes

表 7-1. Truth Table<sup>(1)</sup>

	INPUTS							
ŌĒ	СР	Dn	Qn					
L	1	Н	L					
L	1	L	Н					
L	L	Х	No change					
Н	Х	Х	Z					

(1) H = high level (steady state), L = low level (steady state), X= don't care, ↑ = transition from low to high level, Z = High impedance state



# 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

# 9 Layout

#### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



# 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

# 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 10.2 サポート・リソース

TI E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 10.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

29-May-2025

# **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-8681401RA	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681401RA CD54HC534F3A
5962-8681501RA	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681501RA CD54HC564F3A
5962-8984901RA	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8984901RA CD54HCT534F3A
CD54HC534F3A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681401RA CD54HC534F3A
CD54HC534F3A.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681401RA CD54HC534F3A
CD54HC564F3A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681501RA CD54HC564F3A
CD54HC564F3A.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681501RA CD54HC564F3A
CD54HCT534F3A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8984901RA CD54HCT534F3A
CD54HCT534F3A.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8984901RA CD54HCT534F3A
CD54HCT564F3A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT564F3A
CD54HCT564F3A.A	Active	Production	CDIP (J)   20	20   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT564F3A
CD74HC534E	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC534E
CD74HC534E.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC534E
CD74HC564E	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC564E
CD74HC564E.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC564E
CD74HC564M	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC564M
CD74HC564M.A	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC564M
CD74HC564M96	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC564M
CD74HC564M96.A	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC564M
CD74HCT534E	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT534E
CD74HCT534E.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT534E
CD74HCT564E	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT564E

-55 to 125

29-May-2025

HCT564M



CD74HCT564MG4

www.ti.com

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CD74HCT564E.A	Active	Production	PDIP (N)   20	20   TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT564E
CD74HCT564M	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT564M
CD74HCT564M.A	Active	Production	SOIC (DW)   20	25   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT564M

Yes

NIPDAU

Level-1-260C-UNLIM

25 | TUBE

Active

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

Production

- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

SOIC (DW) | 20

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC534, CD54HC564, CD54HCT534, CD54HCT564, CD74HC534, CD74HC564, CD74HCT534, CD74HCT564:

Catalog: CD74HC534, CD74HC564, CD74HCT534, CD74HCT564

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

# PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

• Military: CD54HC534, CD54HC564, CD54HCT534, CD54HCT564

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC564M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HC564M96	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 24-Jul-2025




# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
CD74HC564M96	SOIC	DW	20	2000	356.0	356.0	45.0	
CD74HC564M96	SOIC	DW	20	2000	356.0	356.0	45.0	

www.ti.com 24-Jul-2025

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC534E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC534E.A	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC564E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC564E.A	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC564M	DW	SOIC	20	25	507	12.83	5080	6.6
CD74HC564M.A	DW	SOIC	20	25	507	12.83	5080	6.6
CD74HCT534E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT534E.A	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT564E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT564E.A	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT564M	DW	SOIC	20	25	507	12.83	5080	6.6
CD74HCT564M.A	DW	SOIC	20	25	507	12.83	5080	6.6
CD74HCT564MG4	DW	SOIC	20	25	507	12.83	5080	6.6

#### 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated