


# CD74HC4017-Q1

## HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SCLS546SA – OCTOBER 2003 – REVISED APRIL 2008

- Qualified for Automotive Applications
- Fully Static Operation
- Buffered Inputs
- Common Reset
- Positive Edge Clocking
- Typical  $f_{MAX} = 60$  MHz at  $V_{CC} = 5$  V,  $C_L = 15$  pF,  $T_A = 25^\circ\text{C}$
- Fanout (Over Temperature Range)
  - Standard Outputs . . . 10 LSTTL Loads
  - Bus Driver Outputs . . . 15 LSTTL Loads
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- $V_{CC}$  Voltage = 2 V to 6 V
- High Noise Immunity  $N_{IL}$  or  $N_{IH} = 30\%$  of  $V_{CC}$ ,  $V_{CC} = 5$  V

M OR PW PACKAGE  
(TOP VIEW)



### description/ordering information

The CD74HC4017 is a high-speed silicon-gate CMOS 5-stage Johnson counter with ten decoded outputs. Each of the decoded outputs normally is low and sequentially goes high on the low-to-high transition clock period of the ten-clock-period cycle. The carry (TC) output transitions low to high after output 9 goes from high to low, and can be used in conjunction with the clock enable ( $\overline{CE}$ ) input to cascade several stages.  $\overline{CE}$  disables counting when in the high state. A master reset (MR) input also is provided that, when taken high, sets all the decoded outputs, except output 0, to low.

The device can drive up to ten low-power Schottky equivalent loads.

### ORDERING INFORMATION†

T <sub>A</sub>	PACKAGE‡		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 125°C	SOIC – M	Tape and reel	CD74HC4017QM96Q1	HC4017Q
	TSSOP – PW	Tape and reel	CD74HC4017QPWRQ1	HC4017Q

† For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at <http://www.ti.com>.

‡ Package drawings, thermal data, and symbolization are available at <http://www.ti.com/packaging>.

### FUNCTION TABLE

INPUTS			OUTPUT STATE†
CP	$\overline{CE}$	MR	
L	X	L	No change
X	H	L	No change
X	X	H	0 = H, 1–9 = L
↑	L	L	Increments counter
↓	X	L	No change
X	↑	L	No change
H	↓	L	Increments counter

NOTE: H = high voltage level, L = low voltage level,  
X = don't care, ↑ = transition from low to high level, ↓ = transition from high to low level

† If  $n < 5$ , TC = H, otherwise TC = L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2008, Texas Instruments Incorporated

# CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SCLS546SA – OCTOBER 2003 – REVISED APRIL 2008

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ (see Note 1)	.....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V)	.....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < -0.5$ V or $V_O > V_{CC} + 0.5$ V)	.....	$\pm 20$ mA
Source or sink current per output pin, $I_O$ ( $V_O > -0.5$ V or $V_O < V_{CC} + 0.5$ V)	.....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND	.....	$\pm 50$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): M package	.....	73°C/W
	PW package	108°C/W
Maximum junction temperature, $T_J$	.....	150°C
Lead temperature (during soldering):		
At distance $1/16 \pm 1/32$ inch ( $1.59 \pm 0.79$ mm) from case for 10 s max	.....	300°C
Storage temperature range, $T_{stg}$	.....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages referenced to GND unless otherwise specified.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# CD74HC4017-Q1

## HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SCLS546SA – OCTOBER 2003 – REVISED APRIL 2008

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	2	6	V	
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5	V	
		V <sub>CC</sub> = 4.5 V	3.15		
		V <sub>CC</sub> = 6 V	4.2		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5	V	
		V <sub>CC</sub> = 4.5 V	1.35		
		V <sub>CC</sub> = 6 V	1.8		
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V	
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V	
t <sub>i</sub>	Input transition (rise and fall) time	V <sub>CC</sub> = 2 V	0	1000	ns
		V <sub>CC</sub> = 4.5 V	0	500	
		V <sub>CC</sub> = 6 V	0	400	
T <sub>A</sub>	Operating free-air temperature	-40	125	°C	

NOTES: 3. All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	I <sub>O</sub> (mA)	V <sub>CC</sub>	T <sub>A</sub> = 25°C		MIN	MAX	UNIT
				MIN	MAX			
V <sub>OH</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	CMOS loads	-0.02	2 V	1.9	1.9	V	
			-0.02	4.5 V	4.4	4.4		
			-0.02	6 V	5.9	5.9		
		TTL loads	-4	4.5 V	3.98	3.7		
			-5.2	6 V	5.48	5.2		
V <sub>OL</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	CMOS loads	0.02	2 V	0.1	0.1	V	
			0.02	4.5 V	0.1	0.1		
			0.02	6 V	0.1	0.1		
		TTL loads	4	4.5 V	0.26	0.4		
			5.2	6 V	0.26	0.4		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND		6 V	±0.1		±1	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	0	6 V	8		160	μA	
C <sub>IN</sub>	C <sub>L</sub> = 50 pF			10		10	pF	



**CD74HC4017-Q1**  
**HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER**  
**WITH 10 DECODED OUTPUTS**

SCLS546SA – OCTOBER 2003 – REVISED APRIL 2008

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER			V <sub>CC</sub>	T <sub>A</sub> = 25°C		MIN	MAX	UNIT
				MIN	MAX			
f <sub>max</sub>	Maximum clock frequency		2 V	6	4	MHz		
			4.5 V	30	20			
			6 V	35	23			
t <sub>w</sub>	Pulse duration	CP	2 V	80	120	ns		
			4.5 V	16	24			
			6 V	14	20			
		MR	2 V	80	120			
			4.5 V	16	24			
			6 V	14	20			
t <sub>su</sub>	Setup time	CE to CP	2 V	75	110	ns		
			4.5 V	15	22			
			6 V	13	19			
		MR inactive	2 V	5	5			
			4.5 V	5	5			
			6 V	5	5			
t <sub>h</sub>	Hold time, CE to CP		2 V	0	0	ns		
			4.5 V	0	0			
			6 V	0	0			



# CD74HC4017-Q1

## HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SCLS546SA – OCTOBER 2003 – REVISED APRIL 2008

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	V <sub>CC</sub>	T <sub>A</sub> = 25°C			MIN	MAX	UNIT	
					MIN	TYP	MAX				
t <sub>pd</sub>	CP	Decade out	C <sub>L</sub> = 50 pF	2 V		230		345	ns		
				4.5 V		46	69				
				6 V		39	59				
			C <sub>L</sub> = 15 pF	5 V	19						
				TC	C <sub>L</sub> = 50 pF	2 V		230			345
						4.5 V		46		69	
		6 V				39	59				
		C <sub>L</sub> = 15 pF	5 V		19						
			Decade out		C <sub>L</sub> = 50 pF	2 V		250			375
						4.5 V		50		75	
		6 V				43	64				
		C <sub>L</sub> = 15 pF		5 V	21						
	TC			C <sub>L</sub> = 50 pF	2 V		250			375	
					4.5 V		50	75			
		6 V			43	64					
		C <sub>L</sub> = 15 pF	5 V	21							
			MR	Decade out	C <sub>L</sub> = 50 pF	2 V		230			345
						4.5 V		46		69	
	6 V					39	59				
	C <sub>L</sub> = 15 pF	5 V			19						
		TC			C <sub>L</sub> = 50 pF	2 V		230			345
						4.5 V		46		69	
	6 V					39	59				
	C <sub>L</sub> = 15 pF			5 V	19						
TC, Decade out				C <sub>L</sub> = 50 pF	2 V		75		110		
					4.5 V		15	22			
	6 V				13	19					
f <sub>max</sub>	CP			C <sub>L</sub> = 15 pF	5 V	60			MHz		

operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, input t<sub>r</sub>, t<sub>f</sub> = 6 ns, C<sub>L</sub> = 15 pF

PARAMETER	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance (see Note 4)	39	pF

NOTE 4: C<sub>pd</sub> is used to determine the dynamic power consumption per package.

$$P_D = (C_{pd} \times V_{CC}^2 \times f_i) + \Sigma(C_L \times V_{CC}^2 \times f_o)$$

f<sub>i</sub> = input frequency

f<sub>o</sub> = output frequency


C<sub>L</sub> = output load capacitance

V<sub>CC</sub> = supply voltage

**CD74HC4017-Q1**  
**HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER**  
**WITH 10 DECODED OUTPUTS**

SCLS546SA – OCTOBER 2003 – REVISED APRIL 2008

**PARAMETER MEASUREMENT INFORMATION**



- NOTES:
- A.  $C_L$  includes probe and test-fixture capacitance.
  - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6$  ns,  $t_f = 6$  ns.
  - C. For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.
  - D. The outputs are measured one at a time with one input transition per measurement.
  - E.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 1. Load Circuit and Voltage Waveforms**

**CD74HC4017-Q1**  
**HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER**  
**WITH 10 DECODED OUTPUTS**

SCLS546SA – OCTOBER 2003 – REVISED APRIL 2008




Figure 2. Flip-Flop Detail




Figure 3. Timing Diagram

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">CD74HC4017QPWRG4Q1</a>	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4017Q
CD74HC4017QPWRG4Q1.A	Active	Production	TSSOP (PW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC4017Q

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


### OTHER QUALIFIED VERSIONS OF CD74HC4017-Q1 :

- Catalog : [CD74HC4017](#)

- Enhanced Product : [CD74HC4017-EP](#)
- Military : [CD54HC4017](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications



4220204/B 12/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220204/B 12/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated