



CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051, CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052, CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053

JAJSHG0N – NOVEMBER 1997 – REVISED APRIL 2024

CDx4HC405x、CD4HCT405x 高速 CMOS ロジック アナログ マルチプレクサおよびデマルチプレクサ

1 特長

- 車載アプリケーション認定済み
- 幅広いアナログ入力電圧範囲: $\pm 5V$ (最大値)
- 低オン抵抗:
 - 70Ω ($V_{CC} - V_{EE} = 4.5V$ での標準値)
 - 40Ω ($V_{CC} - V_{EE} = 9V$ での標準値)
- スイッチ間の低いクロストーク
- 高速なスイッチングおよび伝搬速度
- ブレイク ビフォー メイクのスイッチング動作
- 広い動作温度範囲: $-40^{\circ}C \sim +125^{\circ}C$
- 動作制御電圧: $4.5V \sim 5.5V$
- スイッチ電圧: $0V \sim 10V$
- LSTTL 入力ロジックと直接互換、 $V_{IL} = 0.8V$ (最大値)、 $V_{IH} = 2V$ (最小値)
- CMOS 入力互換、 V_{OL} 、 V_{OH} で $I_L \leq 1\mu A$

2 アプリケーション

- デジタル ラジオ
- 信号ゲーティング
- ファクトリ オートメーション
- テレビ
- 電化製品
- プログラマブル ロジック回路
- センサ

3 概要

この CDx4HC405x および CDx4HCT405x デバイスはデジタル制御のアナログ スイッチで、シリコン ゲート CMOS テクノロジを使用し、標準 CMOS IC の低い消費電力で LSTTL と同様の動作速度を実現しています。


このアナログ マルチプレクサおよびデマルチプレクサは、電圧電源範囲 (例: V_{CC} から V_{EE} まで) にわたって変化する可能性があるアナログ電圧を制御します。これは双方向のスイッチで、任意のアナログ入力を出力として使用でき、その逆も行えます。このスイッチはオン抵抗が低く、オフ時のリーク電流が小さい特長があります。さらに、High のときにすべてのスイッチをオフ状態に無効化するディセーブル制御を備えています。

製品情報

部品番号	T _A	パッケージ (1)	パッケージ サイズ(2)
CD54HCx405x	-55℃～125℃	J (CDIP、16)	19.56mm × 6.92mm
CD74HCx405x		N (PDIP、16)	19.30mm × 6.35mm
		D (SOIC、16)	9.9mm × 3.9mm
		NS (SOP、16)	10.3mm × 5.3mm
		PW (TSSOP、16)	5mm × 4.4mm

- (1) 詳細については、[セクション 11](#) を参照してください。
- (2) パッケージ サイズ (長さ × 幅) は公称値であり、該当する場合はピンも含まれます。





HCT4051 の機能図

Table of Contents

1 特長	1	7.2 Functional Block Diagrams.....	24
2 アプリケーション	1	7.3 Feature Description.....	26
3 概要	1	7.4 Device Functional Modes.....	26
4 Pin Configuration and Functions	4	8 Application and Implementation	27
5 Specifications	7	8.1 Application Information.....	27
5.1 Absolute Maximum Ratings.....	7	8.2 Typical Application.....	27
5.2 ESD Ratings.....	7	8.3 Power Supply Recommendations.....	28
5.3 Thermal Information.....	8	8.4 Layout.....	29
5.4 Recommended Operating Conditions.....	8	9 Device and Documentation Support	30
5.5 Electrical Characteristics: HC Devices.....	9	9.1 Documentation Support.....	30
5.6 Electrical Characteristics: HCT Devices.....	12	9.2 ドキュメントの更新通知を受け取る方法.....	30
5.7 Switching Characteristics, VCC = 5V.....	14	9.3 サポート・リソース.....	30
5.8 Switching Characteristics, CL = 50pF.....	15	9.4 Trademarks.....	30
5.9 Analog Channel Specifications.....	18	9.5 静電気放電に関する注意事項.....	30
5.10 Typical Characteristics.....	20	9.6 用語集.....	30
6 Parameter Measurement Information	21	10 Revision History	30
7 Detailed Description	24	11 Mechanical, Packaging, and Orderable Information	31
7.1 Overview.....	24		

4 Pin Configuration and Functions





図 4-1. CDx4HCx4051 J, N, D, NS, PW Packages 16-Pin CDIP, PDIP, SOIC, SO, TSSOP (Top View)

表 4-1. Pin Functions for CDxHCx4051B

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
CH A4 IN/OUT	1	I/O	Channel 4 in/out
CH A6 IN/OUT	2	I/O	Channel 6 in/out
COM OUT/IN	3	I/O	Common out/in
CH A7 IN/OUT	4	I/O	Channel 7 in/out
CH A5 IN/OUT	5	I/O	Channel 5 in/out
!E	6	I	Enable Channels (Active Low)
VEE	7	—	Negative power input
GND	8	—	Ground
S2	9	I	Channel select 2
S1	10	I	Channel select 1
S0	11	I	Channel select 0
CH A3 IN/OUT	12	I/O	Channel 3 in/out
CH A0 IN/OUT	13	I/O	Channel 0 in/out
CH A1 IN/OUT	14	I/O	Channel 1 in/out
CH A2 IN/OUT	15	I/O	Channel 2 in/out
VCC	16	—	Positive power input

(1) I = input, O = output



✎ 4-2. CDx4HCx4052 J, N, D, NS, PW Packages 16-Pin CDIP, PDIP, SOIC, SO, TSSOP (Top View)

表 4-2. Pin Functions for CDx4HCx4052B

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
CH B0 IN/OUT	1	I/O	Channel B0 in/out
CH B2 IN/OUT	2	I/O	Channel B2 in/out
COM B OUT/IN	3	I/O	B common out/in
CH B3 IN/OUT	4	I/O	Channel B3 in/out
CH B1 IN/OUT	5	I/O	Channel B1 in/out
!E	6	I	Enable channels (Active Low)
V _{EE}	7	—	Negative power input
GND	8	—	Ground
S1	9	I	Channel select 1
S0	10	I	Channel select 0
CH A3 IN/OUT	11	I/O	Channel A3 in/out
CH A0 IN/OUT	12	I/O	Channel A0 in/out
COM A IN/OUT	13	I/O	A common out/in
CH A1 IN/OUT	14	I/O	Channel A1 in/out
CH A2 IN/OUT	15	I/O	Channel A2 in/out
V _{CC}	16	—	Positive power input

(1) I = input, O = output




图 4-3. CDx4HCx4053 J, N, D, NS, PW Packages 16-Pin CDIP, PDIP, SOIC, SO, TSSOP (Top View)

表 4-3. Pin Functions CDx4HCx4053B

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
B1 IN/OUT	1	I/O	B channel Y in/out
B0 IN/OUT	2	I/O	B channel X in/out
C1 IN/OUT	3	I/O	C channel Y in/out
COM C OUT/IN	4	I/O	C common out/in
C0 IN/OUT	5	I/O	C channel X in/out
$\bar{E}$	6	I	Enable channels (Active Low)
V _{EE}	7	—	Negative power input
GND	8	—	Ground
S2	9	I	Channel select 2
S1	10	I	Channel select 1
S0	11	I	Channel select 0
A0 IN/OUT	12	I/O	A channel X in/out
A1 IN/OUT	13	I/O	A channel Y in/out
COM A OUT/IN	14	I/O	A common out/in
COM B OUT/IN	15	I/O	B common out/in
V _{CC}	16	—	Positive power input

(1) I = input, O = output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
$V_{CC} - V_{EE}$	DC Supply voltage		-0.5	10.5	V
V_{CC}			-0.5	7	V
V_{EE}			0.5	-7	V
I_{IK}	DC input diode current	$V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$	-20	20	mA
I_{OK}	DC switch diode current	$V_I < V_{EE} - 0.5V$ or $V_I > V_{CC} + 0.5V$	-20	20	mA
	DC switch current ⁽²⁾	$V_I < V_{EE} - 0.5V$ or $V_I > V_{CC} + 0.5V$	-25	25	mA
I_{CC}	DC V_{CC} or ground current		-50	50	mA
I_{EE}	DC V_{EE} current		-20		mA
V_{SEL} or V_{EN}	Logic control input pin voltage ($\overline{EN}$, Ax, SELx)		-0.5	30	V
T_{JMAX}	Maximum junction temperature			150	°C
T_{LMAX}	Maximum lead temperature	Soldering 10 s		300	°C
T_{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±500	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Thermal Information

THERMAL METRIC ⁽¹⁾		CD74HC4051			UNIT
		N (PDIP)	NS (SO)	PW (TSSOP)	
		16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	77.3	99.3	116.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.2	59.6	51.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.6	65.7	73.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	33.7	21.5	4.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	52.1	65.1	73.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage range (T_A = full package temperature range) ⁽²⁾	CD54 and 74HC types	2		6	V
		CD54 and 74HCT types	4.5		5.5	
$V_{CC} - V_{EE}$	Supply voltage range (T_A = full package temperature range)	CD54 and 74HC types, CD54 and 74HCT types	2		10	V
V_{EE}	Supply voltage range (T_A = full package temperature range) ⁽³⁾	CD54 and 74HC types, CD54 and 74HCT types	0		–6	V
V_I	DC input control voltage		0		V_{CC}	V
V_{IS}	Analog switch I/O voltage		V_{EE}		V_{CC}	V
T_A	Ambient temperature		–55		125	°C
t_r, t_f	Input rise and fall times	2V	0		1000	ns
		4.5V	0		500	
		6V	0		400	

- (1) For maximum reliability, nominal operating conditions must be selected so that operation is always within the ranges specified in the *Recommended Operating Conditions* table.
- (2) All voltages referenced to GND unless otherwise specified.
- (3) In certain applications, the external load resistor current may include both V_{CC} and signal line components. To avoid drawing V_{CC} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.6V (calculated from r_{ON} values shown in *Electrical Characteristics HC* and *Electrical Characteristics HCT* tables). No V_{CC} current will flow through R_L if the switch current flows into terminal 3 on the HC and HCT40511; terminals 3 and 13 on the HC and HCT4052; terminals 4, 14, and 15 on the HC and HCT4053.

5.5 Electrical Characteristics: HC Devices

Over operating free-air temperature range, $V_{\text{SUPPLY}} = \pm 5\text{V}$, and $R_L = 100\Omega$, (unless otherwise noted)

PARAMETER		TEST CONDITIONS					MIN	TYP	MAX	UNIT
CD74HC405x										
		V _{IS} (V)	V _I (V)	V _{EE} (V)	V _{CC} (V)	T _A				
Input High Voltage, V _{IH} , Min					2	25°C	1.5		V	
						−40°C to +85°C	1.5			
						−55°C to +125°C	1.5			
					4.5	25°C	3.15			
						−40°C to +85°C	3.15			
						−55°C to +125°C	3.15			
					6	25°C	4.2			
						−40°C to +85°C	4.2			
						−55°C to +125°C	4.2			
Input Low Voltage, V _{IL} , Max					2	25°C		0.5	V	
						−40°C to +85°C		0.5		
						−55°C to +125°C		0.5		
					4.5	25°C		1.35		
						−40°C to +85°C		1.35		
						−55°C to +125°C		1.35		
					6	25°C		1.8		
						−40°C to +85°C		1.8		
						−55°C to +125°C		1.8		

5.5 Electrical Characteristics: HC Devices (続き)

Over operating free-air temperature range, $V_{\text{SUPPLY}} = \pm 5\text{V}$, and $R_L = 100\Omega$, (unless otherwise noted)

PARAMETER	TEST CONDITIONS						MIN	TYP	MAX	UNIT
r _{ON} ON resistance	I _O = 1mA	V _{CC} or V _{EE}	V _{IL} or V _{IH}	0	4.5	25°C	70	160	Ω	
						–40°C to +85°C	200			
						–55°C to +125°C	240			
				0	6	25°C	60	140		
						–40°C to +85°C	175			
						–55°C to +125°C	210			
		–4.5	4.5	25°C	40	120	Ω			
				–40°C to +85°C	150					
				–55°C to +125°C	180					
				0	4.5	25°C		90	180	Ω
						–40°C to +85°C		225		
						–55°C to +125°C		270		
0	6	25°C	80			160	Ω			
		–40°C to +85°C	200							
		–55°C to +125°C	240							
–4.5	4.5	25°C	45	130						
		–40°C to +85°C	162							
		–55°C to +125°C	195							
Δr _{ON} Maximum ON resistance between any two channels				0	4.5	25°C	10	Ω		
				0	6	25°C	8.5			
				–4.5	4.5	25°C	5			

5.5 Electrical Characteristics: HC Devices (続き)

Over operating free-air temperature range, $V_{SUPPLY} = \pm 5V$, and $R_L = 100\Omega$, (unless otherwise noted)

PARAMETER	TEST CONDITIONS						MIN	TYP	MAX	UNIT
I _{IZ} Switch ON/OFF leakage current	1 and 2 channels	For switch OFF: When V _{IS} = V _{CC} , V _{OS} = V _{EE} ; When V _{IS} = V _{EE} , V _{OS} = V _{CC} , For switch ON: All applicable combination s of V _{IS} and V _{OS} voltage levels	V _{IL} or V _{IH}	0	6	25°C			±0.1	μA
						–55°C to 85°C			±1	
						–55°C to 125°C			±1	
	4053			-5	5	25°C			±0.1	
						–55°C to 85°C			±1	
						–55°C to 125°C			±1	
	4 channels			0	6	25°C			±0.1	
						–55°C to 85°C			±1	
						–55°C to 125°C			±1	
	4052			-5	5	25°C			±0.2	
						–55°C to 85°C			±2	
						–55°C to 125°C			±2	
	8 channels			0	6	25°C			±0.2	
						–55°C to 85°C			±2	
						–55°C to 125°C			±2	
	4051			-5	5	25°C			±0.4	
						–55°C to 85°C			±4	
						–55°C to 125°C			±4	
I _{IL} Control input leakage current			V _{CC} or GND	0	6	25°C			±0.1	μA
						–55°C to 85°C			±1	
						–55°C to 125°C			±1	
Quiescent Device Current, I _{CC} Max	I _O = 0	When V _{IS} = V _{EE} , V _{OS} = V _{CC}	V _{CC} or GND	0	6	25°C			12	μA
						–55°C to 85°C			80	
						–55°C to 125°C			160	
		When V _{IS} = V _{CC} , V _{OS} = V _{EE}		-5	5	25°C			32	
						–55°C to 85°C			160	
						–55°C to 125°C			320	

5.6 Electrical Characteristics: HCT Devices

Over operating free-air temperature range, $V_{\text{SUPPLY}} = \pm 5\text{V}$, and $R_L = 100\Omega$, (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS					MIN	TYP	MAX	UNIT
CD74HCT405x										
		V _{IS} (V)	V _I (V)	V _{EE} (V)	V _{CC} (V)	T _A				
Input High Voltage, V _{IH} , Min					4.5 to 5.5	25°C		2		V
						–40°C to +85°C		2		
						–55°C to +125°C		2		
Input Low Voltage, V _{IL} , Max					4.5 to 5.5	25°C		0.8		V
						–40°C to +85°C		0.8		
						–55°C to +125°C		0.8		
r _{ON} ON resistance	I _O = 1mA	V _{CC} or V _{EE}	V _{IL} or V _{IH}	0	4.5	25°C		70	160	Ω
						–40°C to +85°C			200	
						–55°C to +125°C			240	
				–4.5	4.5	25°C		40	120	
						–40°C to +85°C			150	
						–55°C to +125°C			180	
		V _{CC} to V _{EE}		0	4.5	25°C		90	180	
						–40°C to +85°C			225	
						–55°C to +125°C			270	
				–4.5	4.5	25°C		45	130	
						–40°C to +85°C			162	
						–55°C to +125°C			195	
Δr _{ON} Maximum ON resistance between any two channels				0	4.5	25°C		10	Ω	
				–4.5	4.5	25°C		5		

5.6 Electrical Characteristics: HCT Devices (続き)

Over operating free-air temperature range, $V_{\text{SUPPLY}} = \pm 5\text{V}$, and $R_L = 100\Omega$, (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS						MIN	TYP	MAX	UNIT
I _{IZ} Switch ON/OFF leakage current	1 and 2 channels	For switch OFF: When V _{IS} = V _{CC} , V _{OS} = V _{EE} ; When V _{IS} = V _{EE} , V _{OS} = V _{CC} , For switch ON: All applicable combination s of V _{IS} and V _{OS} voltage levels	V _{IL} or V _{IH}	0	6	25°C			±0.1	μA
						–55°C to 85°C			±1	
						–55°C to 125°C			±1	
	4053			-5	5	25°C			±0.1	
						–55°C to 85°C			±1	
						–55°C to 125°C			±1	
	4 channels			0	6	25°C			±0.1	
						–55°C to 85°C			±1	
						–55°C to 125°C			±1	
	4052			-5	5	25°C			±0.2	
						–55°C to 85°C			±2	
						–55°C to 125°C			±2	
	8 channels			0	6	25°C			±0.2	
						–55°C to 85°C			±2	
						–55°C to 125°C			±2	
	4051			-5	5	25°C			±0.4	
						–55°C to 85°C			±4	
						–55°C to 125°C			±4	
I _{IL} Control input leakage current			See ⁽¹⁾	0	5.5	25°C			±0.1	μA
						–55°C to 85°C			±1	
						–55°C to 125°C			±1	
						Quiescent Device Current, I _{CC} Max	I _O = 0	When V _{IS} = V _{EE} , V _{OS} = V _{CC}	V _{CC} or GND	
–55°C to 85°C			80							
–55°C to 125°C			160							
	-4.5	5.5	25°C					32		
			–55°C to 85°C					160		
			–55°C to 125°C					320		
ΔI _{CC} Additional quiescent device current per input pin: 1 unit load ⁽²⁾		ΔICC	V _{CC} - 2.1		4.5 to 5.5	25°C		100	360	μA
						–55°C to 85°C			450	
						–55°C to 125°C			490	

(1) Any voltage between V_{CC} and GND.

(2) For dual-supply systems, theoretical worse-case ($V_{\text{I}} = 2.4\text{V}$, $V_{\text{CC}} = 5.5\text{V}$) specification is 1.8mA.

5.7 Switching Characteristics, VCC = 5V

V_{CC} = 5V, T_A = 25°C, input t_r, t_f = 6 ns

Parameter		Test Conditions		C _L (pF)	MIN	NOM	MAX	UNIT
t _{PHL} , t _{PLH}	Supply voltage range (T _A = full package temperature range)	Switch IN to OUT	CDx4HC4051	15	4			ns
			CDx4HCT4051		4			
			CDx4HC4052		4			
			CDx4HCT4052		4			
			CDx4HC4053		4			
			CDx4HCT4053		4			
t _{PHZ} , t _{PLZ}		Switch turn-off (S or E)	CDx4HC4051	15	27			
			CDx4HCT4051		35			
			CDx4HC4052		33			
			CDx4HCT4052		33			
			CDx4HC4053		30			
			CDx4HCT4053		35			
t _{PZH} , t _{PZL}		Switch turn-on (S or E)	CDx4HC4051	15	19			
			CDx4HCT4051		23			
			CDx4HC4052		27			
			CDx4HCT4052		29			
			CDx4HC4053		18			
			CDx4HCT4053		28			
C _{PD} Power dissipation capacitance ⁽¹⁾			CDx4HC4051		50			pF
			CDx4HCT4051		52			
			CDx4HC4052		74			
			CDx4HCT4052		76			
			CDx4HC4053		38			
			CDx4HCT4053		42			

(1) C_{PD} is used to determine the dynamic power consumption, per package. $P_D = C_{PD} V_{CC}^2 f_i + \sum (C_L + C_S) V_{CC}^2 f_O$. f_O = output frequency, f_i = input frequency, C_L = output load capacitance, C_S = switch capacitance, V_{CC} = supply voltage

5.8 Switching Characteristics, CL = 50pF

CL = 50pF, input tr, tf = 6 ns

Parameter		VEE (V)	VCC (V)	Test Conditions		MIN	NOM	MAX	UNIT
tPHL, tPLH Propagation delay, switch in to out		0	2	TA = 25°C	HC			60	ns
				TA = -40°C to +85°C	HC			75	
				TA = -55°C to +125°C	HC			90	
		0	4.5	TA = 25°C	HC, HCT			12	
				TA = -40°C to +85°C	HC, HCT			15	
				TA = -55°C to +125°C	HC, HCT			18	
		0	6	TA = 25°C	HC			10	
				TA = -40°C to +85°C	HC			13	
				TA = -55°C to +125°C	HC			15	
		-4.5	4.5	TA = 25°C	HC, HCT			8	
				TA = -40°C to +85°C	HC, HCT			10	
				TA = -55°C to +125°C	HC, HCT			12	
tPHZ, tPLZ Maximum switch turn OFF delay from S or E to switch output	4051	0	2	TA = 25°C	HC			250	ns
				TA = -40°C to +85°C	HC			340	
				TA = -55°C to +125°C	HC			400	
		0	4.5	TA = 25°C	HC, HCT			50	
				TA = -40°C to +85°C	HC, HCT			56	
				TA = -55°C to +125°C	HC, HCT			68	
		0	6	TA = 25°C	HC			44	
				TA = -40°C to +85°C	HC			50	
				TA = -55°C to +125°C	HC			57	
		-4.5	4.5	TA = 25°C	HC, HCT			44	
				TA = -40°C to +85°C	HC, HCT			50	
				TA = -55°C to +125°C	HC, HCT			55	

5.8 Switching Characteristics, CL = 50pF (続き)

C_L = 50pF, input t_r, t_f = 6 ns

Parameter		V _{EE} (V)	V _{CC} (V)	Test Conditions		MIN	NOM	MAX	UNIT
t _{PHZ} , t _{PLZ} Maximum switch turn OFF delay from S or E to switch output	4052	0	2	T _A = 25°C	HC			250	ns
				T _A = -40°C to +85°C	HC			340	
				T _A = -55°C to +125°C	HC			400	
		0	4.5	T _A = 25°C	HC, HCT			50	
				T _A = -40°C to +85°C	HC, HCT			63	
				T _A = -55°C to +125°C	HC, HCT			75	
		0	6	T _A = 25°C	HC			45	
				T _A = -40°C to +85°C	HC			54	
				T _A = -55°C to +125°C	HC			65	
		-4.5	4.5	T _A = 25°C	HC			45	
					HCT			45	
				T _A = -40°C to +85°C	HC			48	
					HCT			50	
				T _A = -55°C to +125°C	HC			57	
					HCT			57	
t _{PHZ} , t _{PLZ} Maximum switch turn OFF delay from S or E to switch output	4053	0	2	T _A = 25°C	HC			250	ns
				T _A = -40°C to +85°C	HC			340	
				T _A = -55°C to +125°C	HC			400	
		0	4.5	T _A = 25°C	HC			45	
					HCT			50	
				T _A = -40°C to +85°C	HC			53	
					HCT			53	
				T _A = -55°C to +125°C	HC			63	
					HCT			66	
		0	6	T _A = 25°C	HC			45	
				T _A = -40°C to +85°C	HC			50	
				T _A = -55°C to +125°C	HC			55	
		-4.5	4.5	T _A = 25°C	HC			45	
					HCT			45	
				T _A = -40°C to +85°C	HC			50	
					HCT			50	
				T _A = -55°C to +125°C	HC			55	
					HCT			55	

5.8 Switching Characteristics, CL = 50pF (続き)

CL = 50pF, input tr, tr = 6 ns

Parameter		V _{EE} (V)	V _{CC} (V)	Test Conditions		MIN	NOM	MAX	UNIT
t _{PZL} , t _{PZH} Maximum switch turn ON delay from S or E to switch output	4051	0	2	T _A = 25°C	HC			325	ns
				T _A = -40°C to +85°C	HC			405	
				T _A = -55°C to +125°C	HC			490	
		0	4.5	T _A = 25°C	HC			45	
					HCT			55	
				T _A = -40°C to +85°C	HC			56	
					HCT			69	
				T _A = -55°C to +125°C	HC			68	
					HCT			83	
		0	6	T _A = 25°C	HC			38	
				T _A = -40°C to +85°C	HC			48	
				T _A = -55°C to +125°C	HC			57	
		-4.5	4.5	T _A = 25°C	HC			36	
					HCT			48	
				T _A = -40°C to +85°C	HC			40	
					HCT			55	
				T _A = -55°C to +125°C	HC			48	
					HCT			60	
t _{PZL} , t _{PZH} Maximum switch turn ON delay from S or E to switch output	4052	0	2	T _A = 25°C	HC			325	ns
				T _A = -40°C to +85°C	HC			405	
				T _A = -55°C to +125°C	HC			490	
		0	4.5	T _A = 25°C	HC			65	
					HCT			70	
				T _A = -40°C to +85°C	HC			81	
					HCT			68	
				T _A = -55°C to +125°C	HC			98	
					HCT			105	
		0	6	T _A = 25°C	HC			55	
				T _A = -40°C to +85°C	HC			69	
				T _A = -55°C to +125°C	HC			83	
		-4.5	4.5	T _A = 25°C	HC			46	
					HCT			48	
				T _A = -40°C to +85°C	HC			58	
					HCT			60	
				T _A = -55°C to +125°C	HC			69	
					HCT			72	

5.8 Switching Characteristics, CL = 50pF (続き)

CL = 50pF, input tr, tr = 6 ns

Parameter		V _{EE} (V)	V _{CC} (V)	Test Conditions		MIN	NOM	MAX	UNIT
t _{PZL} , t _{PZH} Maximum switch turn ON delay from S or E to switch output	4053	0	2	T _A = 25°C	HC			325	ns
				T _A = –40°C to +85°C	HC			405	
				T _A = –55°C to +125°C	HC			490	
		0	4.5	T _A = 25°C	HC			44	
					HCT			48	
				T _A = –40°C to +85°C	HC			55	
					HCT			60	
				T _A = –55°C to +125°C	HC			66	
					HCT			72	
		0	6	T _A = 25°C	HC			37	
				T _A = –40°C to +85°C	HC			47	
				T _A = –55°C to +125°C	HC			56	
		–4.5	4.5	T _A = 25°C	HC			40	
					HCT			48	
				T _A = –40°C to +85°C	HC			45	
					HCT			55	
				T _A = –55°C to +125°C	HC			47	
					HCT			60	
C _I Input (control) capacitance				T _A = 25°C	HC, HCT			10	pF
				T _A = –40°C to +85°C	HC, HCT			10	
				T _A = –55°C to +125°C	HC, HCT			10	

5.9 Analog Channel Specifications

Typical values at T_A = 25°C

Parameter	Test Conditions	HC, HCT TYPES	V _{EE} (V)	V _{CC} (V)	MIN	NOM	MAX	UNIT
C _I Switch input capacitance		All				5		pF
C _{COM} Common output capacitance		4051				25		pF
		4052				12		
		4053				8		
f _{MAX} Minimum switch frequency response at –3 dB	See note ⁽¹⁾ and ⁽²⁾	4051	–2.25	2.25		145		MHz
		4052	–2.25	2.25		165		
		4053	–2.25	2.25		200		
		4051	–4.5	4.5		180		
		4052	–4.5	4.5		185		
		4053	–4.5	4.5		200		

5.9 Analog Channel Specifications (続き)

Typical values at $T_A = 25^\circ\text{C}$

Parameter	Test Conditions	HC, HCT TYPES	V_{EE} (V)	V_{CC} (V)	MIN NOM MAX	UNIT
THD Sine-wave distortion		All	-2.25	2.25	0.03 5	%
		All	-4.5	4.5	0.01 8	
Switch OFF signal feedthrough	See note ⁽²⁾ and ⁽³⁾	4051	-2.25	2.25	-73	dB
		4052	-2.25	2.25	-65	
		4053	-2.25	2.25	-64	
		4051	-4.5	4.5	-75	
		4052	-4.5	4.5	-67	
		4053	-4.5	4.5	-66	

- (1) Adjust input voltage to obtain 0 dBm at V_{OS} for $f_{IN} = 1$ MHz.
(2) V_{is} is centered at $(V_{CC} - V_{EE}) / 2$.
(3) Adjust input for 0 dBm.

5.10 Typical Characteristics




図 5-1. Recommended Operating Area as a Function of ($V_{CC} - V_{EE}$)




図 5-2. Recommended Operating Area as a Function of ($V_{CC} - GND$)




図 5-3. Channel ON Bandwidth (HC and HCT4051)




図 5-4. Channel OFF Feedthrough (HC and HCT4051)




図 5-5. Channel ON Bandwidth (HC and HCT4052)






図 5-6. Channel OFF Feedthrough (HC and HCT4052)

5.10 Typical Characteristics (continued)



6 Parameter Measurement Information






FIG 6-1. Switch Propagation Delay, Turn-On, Turn-Off Times




Figure 6-2. Frequency Response Test Circuit




Figure 6-3. Crosstalk Between Two Switches Test Circuit




Figure 6-4. 1/4 Sine-Wave Distortion Test Circuit




Figure 6-5. Control to Switch Feedthrough Noise Test Circuit




Figure 6-6. Switch OFF Signal Feedthrough




Figure 6-7. Switch ON/OFF Propagation Delay Test Circuit




図 6-8. Switch In to Switch Out Propagation Delay Test Circuit

7 Detailed Description

7.1 Overview


The CDx4HCx4051 devices are a single 8-channel multiplexer having three binary control inputs, S_0 , S_1 , and S_2 and an $\overline{\text{ENABLE}}$ input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to the output.

The CDx4HCx4052 devices are a differential 4-channel multiplexer having two binary control inputs, S_0 and S_1 , and an $\overline{\text{ENABLE}}$ input. The two binary input signals select 1 of 4 pairs of channels to be turned on and connect the analog inputs to the outputs.

The CDx4HCx4053 devices are a triple 2-channel multiplexer having three separate digital control inputs, S_0 , S_1 , and S_2 and an $\overline{\text{ENABLE}}$ input. Each control input selects one of a pair of channels that are connected in a single-pole, double-throw configuration.


When these devices are used as demultiplexers, the CHANNEL IN/OUT terminals are the outputs and the COMMON OUT/IN terminals are the inputs.

7.2 Functional Block Diagrams




All inputs are protected by standard CMOS protection network.

7-1. CDx4HCx4051 Functional Block Diagram



All inputs are protected by standard CMOS protection network.

7-2. CDx4HCx4052 Functional Block Diagram



All inputs are protected by standard CMOS protection network.

7-3. CDx4HCx4053 Functional Block Diagram

7.3 Feature Description

The CDx4HCx405x line of multiplexers and demultiplexers can accept a wide range of analog signal levels from –5 to +5V. They have low ON resistance, typically 70Ω for $V_{CC} - V_{EE} = 4.5V$ and 40Ω for $V_C - V_{EE} = 4.5V$, which allows for very little signal loss through the switch.

Binary address decoding on chip makes channel selection easy. When channels are changed, a break-before-make system eliminates channel overlap.

7.4 Device Functional Modes

表 7-1. CD54HC4051, CD74HC4051, CD54HCT4051, CD74HCT4051 Function Table⁽¹⁾

INPUT STATES				ON CHANNEL
ENABLE	S ₂	S ₁	S ₀	
L	L	L	L	A0
L	L	L	H	A1
L	L	H	L	A2
L	L	H	H	A3
L	H	L	L	A4
L	H	L	H	A5
L	H	H	L	A6
L	H	H	H	A7
H	X	X	X	None

(1) X = Don't care

表 7-2. CD54HC4052, CD74HC4052, CD54HCT4052, CD74HCT4052 Function Table⁽¹⁾

INPUT STATES			ON CHANNELS
ENABLE	S ₁	S ₀	
L	L	L	A0, B0
L	L	H	A1, B1
L	H	L	A2, B2
L	H	H	A3, B3
H	X	X	None

(1) X = Don't care

表 7-3. CD54HC4053, CD74HC4053, CD54HCT4053, CD74HCT4053 Function Table⁽¹⁾

INPUT STATES				ON CHANNELS
ENABLE	S ₂	S ₁	S ₀	
L	L	L	L	C0, B0, A0
L	L	L	H	C0, B0, A1
L	L	H	L	C0, B1, A0
L	L	H	H	C0, B1, A1
L	H	L	L	C1, B0, A0
L	H	L	H	C1, B0, A1
L	H	H	L	C1, B1, A0
L	H	H	H	C1, B1, A1
H	X	X	X	None

(1) X = Don't care

8 Application and Implementation

注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

8.1 Application Information

The CDx4HCx405x line of multiplexers and demultiplexers can be used for a wide variety of applications.

8.2 Typical Application

One application of the CD74HC4051 device is used in conjunction with a microcontroller to poll a keypad. 図 8-1 shows the basic schematic for such a polling system. The microcontroller uses the channel-select pins to cycle through the different channels while reading the input to see if a user is pressing any of the keys. This is a very robust setup that allows for simultaneous key presses with very little power consumption. It also uses very few pins on the microcontroller. The down side of polling is that the microcontroller must frequently scan the keys for a press.




図 8-1. CD74HC4051 Being Used to Help Read Button Presses on a Keypad

8.2.1 Design Requirements

These devices use CMOS technology and have balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions must be considered to prevent ringing.

See 表 8-1 for the input loading details.

表 8-1. HCT Input Loading Table

TYPE	INPUT	UNIT LOADS ⁽¹⁾
4051, 4053	All	0.5
4052	All	0.4

(1) Unit load is ΔI_{CC} limit specified in セクション 5, for example, 360mA MAX at 25°C.

8.2.2 Detailed Design Procedure

- Recommended input conditions:
 - For switch time specifications, see propagation delay times in セクション 5.5.
 - Inputs must not be pushed more than 0.5V above V_{DD} or below V_{EE} .
 - For input voltage level specifications for control inputs, see V_{IH} and V_{IL} in セクション 5.5.
- Recommended output conditions:
 - Outputs must not be pulled above V_{DD} or below V_{EE} .
- Input and output current consideration:
 - The CDx4HCx405x series of parts do not have internal current-drive circuitry, and thus cannot sink or source current. Any current will be passed through the device.

8.2.3 Application Curve




図 8-2. Typical ON Resistance vs Input Signal Voltage

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the セクション 5.5.

Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1μF bypass capacitor is recommended. If there are multiple pins labeled V_{CC} , then a 0.01μF or 0.022μF capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual-supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1μF bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1μF and a 1μF capacitor are commonly used in parallel. For best results, the bypass capacitor or capacitors must be installed as close as possible to the power terminal.

8.4 Layout

8.4.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change in width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This change in width upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace, thus resulting in the reflection. Not all PCB traces can be straight, so they will have to turn corners. [Figure 8-3](#) shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

8.4.2 Layout Example




Figure 8-3. Trace Example

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Implications of Slow or Floating CMOS Inputs](#)

9.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

9.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

9.4 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

9.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

9.6 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

10 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision M (May 2019) to Revision N (April 2024)	Page
• Changed thermal metrics.....	8
• Changed HC ICC at 25°C single/dual supply.....	9
• Changed HCT ICC at 25°C single/dual supply.....	12
• Changed tPHZ/tPLZ typicals Switch turn-off (S or E).....	14
• Changed tPHZ/tPLZ maximum switch turn OFF delay from S or E to switch output for 4051/4052/4053.....	15
• Changed tPZL/tPZH maximum switch turn ON delay from S or E to switch output for 4051/4053.....	15

Changes from Revision L (February 2017) to Revision M (May 2019)	Page
• 「特長」の 標準値 7Ω を標準値 70Ω に変更.....	1

Changes from Revision K (September 2015) to Revision L (February 2017)	Page
• Changed charged device model (CDM) value from: $\pm 1000V$ to: $\pm 200V$	7
• Added <i>Receiving Notification of Documentation Updates</i> section.....	7

Changes from Revision J (February 2011) to Revision K (September 2015)	Page
• 「特長」のリストに軍事利用についての免責事項を追加	1
• 「注文情報」表を削除.....	1
• 「製品情報」表、「ピン端子機能」表、「ESD 定格」表、「熱に関する情報」表、「詳細説明」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクションを追加	1

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-8775401EA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8775401EA CD54HC4053F3A
5962-8855601EA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8855601EA CD54HC4052F3A
5962-9065401MEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9065401ME A CD54HCT4051F3A
CD54HC4051F	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC4051F
CD54HC4051F.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC4051F
CD54HC4051F3A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC4051F3A
CD54HC4051F3A.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC4051F3A
CD54HC4052F	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC4052F
CD54HC4052F.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC4052F
CD54HC4052F3A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8855601EA CD54HC4052F3A
CD54HC4052F3A.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8855601EA CD54HC4052F3A
CD54HC4053F	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC4053F
CD54HC4053F.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC4053F
CD54HC4053F3A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8775401EA CD54HC4053F3A
CD54HC4053F3A.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8775401EA CD54HC4053F3A
CD54HCT4051F3A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9065401ME A CD54HCT4051F3A
CD54HCT4051F3A.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-9065401ME A CD54HCT4051F3A
CD74HC4051E	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4051E
CD74HC4051E.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4051E
CD74HC4051EE4	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4051E

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CD74HC4051M	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC4051M
CD74HC4051M96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M
CD74HC4051M96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M
CD74HC4051M96G3	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC4051M
CD74HC4051M96G4	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC4051M
CD74HC4051MT	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC4051M
CD74HC4051NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M
CD74HC4051NSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M
CD74HC4051NSRE4	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4051M
CD74HC4051PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4051
CD74HC4051PWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4051
CD74HC4051PWRG4	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-55 to 125	HJ4051
CD74HC4051PWT	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-55 to 125	HJ4051
CD74HC4052E	NRND	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4052E
CD74HC4052E.A	NRND	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4052E
CD74HC4052M	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC4052M
CD74HC4052M96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4052M
CD74HC4052M96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4052M
CD74HC4052M96G4	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC4052M
CD74HC4052MT	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC4052M
CD74HC4052NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4052M
CD74HC4052NSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4052M
CD74HC4052PW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-55 to 125	HJ4052
CD74HC4052PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HJ4052
CD74HC4052PWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4052
CD74HC4052PWRG4	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-55 to 125	HJ4052
CD74HC4052PWT	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-55 to 125	HJ4052
CD74HC4053E	NRND	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4053E
CD74HC4053E.A	NRND	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC4053E
CD74HC4053M	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC4053M
CD74HC4053M96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HC4053M

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CD74HC4053M96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4053M
CD74HC4053M96G3	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC4053M
CD74HC4053M96G4	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC4053M
CD74HC4053MT	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC4053M
CD74HC4053NSR	NRND	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4053M
CD74HC4053NSR.A	NRND	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4053M
CD74HC4053PW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-55 to 125	HJ4053
CD74HC4053PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4053
CD74HC4053PWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4053
CD74HC4053PWRG4	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-55 to 125	HJ4053
CD74HC4053PWT	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-55 to 125	HJ4053
CD74HCT4051E	NRND	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT4051E
CD74HCT4051E.A	NRND	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT4051E
CD74HCT4051M	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HCT4051M
CD74HCT4051M96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M
CD74HCT4051M96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M
CD74HCT4051M96E4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M
CD74HCT4051M96G4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4051M
CD74HCT4051MT	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HCT4051M
CD74HCT4052E	NRND	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT4052E
CD74HCT4052E.A	NRND	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT4052E
CD74HCT4052EE4	NRND	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT4052E
CD74HCT4052M	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HCT4052M
CD74HCT4052M96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4052M
CD74HCT4052M96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4052M
CD74HCT4052M96G4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4052M
CD74HCT4052MT	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HCT4052M
CD74HCT4053E	NRND	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT4053E
CD74HCT4053E.A	NRND	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT4053E
CD74HCT4053M	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HCT4053M
CD74HCT4053M96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4053M

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CD74HCT4053M96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4053M
CD74HCT4053M96E4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4053M
CD74HCT4053M96G4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4053M
CD74HCT4053MT	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HCT4053M
CD74HCT4053PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HK4053
CD74HCT4053PWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HK4053
CD74HCT4053PWT	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-55 to 125	HK4053

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC4051, CD54HC4052, CD54HC4053, CD54HCT4051, CD74HC4051, CD74HC4052, CD74HC4053, CD74HCT4051 :

- Catalog : [CD74HC4051](#), [CD74HC4052](#), [CD74HC4053](#), [CD74HCT4051](#)
- Automotive : [CD74HC4051-Q1](#), [CD74HCT4051-Q1](#), [CD74HC4051-Q1](#), [CD74HCT4051-Q1](#)
- Enhanced Product : [CD74HC4051-EP](#), [CD74HC4051-EP](#)
- Military : [CD54HC4051](#), [CD54HC4052](#), [CD54HC4053](#), [CD54HCT4051](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4051M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4051M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4051NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
CD74HC4051PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4052M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4052M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4052NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
CD74HC4052PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4053M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4053M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4053NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
CD74HC4053PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4051M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT4051M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT4052M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT4052M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HCT4053M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT4053M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT4053PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4051M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4051M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74HC4051NSR	SOP	NS	16	2000	353.0	353.0	32.0
CD74HC4051PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
CD74HC4052M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4052M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74HC4052NSR	SOP	NS	16	2000	353.0	353.0	32.0
CD74HC4052PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
CD74HC4053M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HC4053M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74HC4053NSR	SOP	NS	16	2000	353.0	353.0	32.0
CD74HC4053PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
CD74HCT4051M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74HCT4051M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HCT4052M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HCT4052M96	SOIC	D	16	2500	353.0	353.0	32.0
CD74HCT4053M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HCT4053M96	SOIC	D	16	2500	353.0	353.0	32.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HCT4053PWR	TSSOP	PW	16	2000	353.0	353.0	32.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CD74HC4051E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4051E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4051EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4052E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4052E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4052E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4052E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4053E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4053E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4053E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4053E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4051E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4051E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4051E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4051E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4052EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4053E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4053E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4053E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT4053E.A	N	PDIP	16	25	506	13.97	11230	4.32




PACKAGE OUTLINE

NS0016A

SOP - 2.00 mm max height

SOP



4220735/A 12/2021

NOTES:



1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

EXAMPLE BOARD LAYOUT

NS0016A

SOP - 2.00 mm max height

SOP




SOLDER MASK DETAILS

4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE:7X


4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - $\triangle D$ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AC.


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE





PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



4220204/B 12/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023


NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



PINS **	14	16	18	20
DIM				
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



4040049/E 12/2002

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - D. The 20 pin end lead shoulder width is a vendor option, either half or full width.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated