



CD54HC166, CD54HCT166, CD74HC166, CD74HCT166

JAJSO20D – FEBRUARY 1998 – REVISED FEBRUARY 2022

CDx4HC(T)166 ハイスピード CMOS ロジック、8 ビット、パラレル入力、シリアル出力、シフト・レジスタ

1 特長

- バッファ付き入力
- ファンアウト (全温度範囲にわたって)
 - 標準出力: 10 の LSTTL 負荷
 - バス・ドライバ出力: 15 の LSTTL 負荷
- 広い動作温度範囲: -55°C ~ 125°C
- 平衡のとれた伝搬遅延と遷移時間
- LSTTL ロジック IC に比べて消費電力を大幅削減
- HC タイプ
 - 2V ~ 6V で動作
 - 優れたノイズ耐性: V_{CC} に対して $N_{IL} = 30\%$ 、 $N_{IH} = 30\%$ ($V_{CC} = 5V$ 時)
- HCT タイプ
 - 4.5V ~ 5.5V で動作
 - LSTTL 入力ロジックと直接互換、 $V_{IL} = 0.8V$ (最大値)、 $V_{IH} = 2V$ (最小値)


2 概要

'HC166 および 'HCT166 8 ビット・シフト・レジスタはシリコン・ゲート CMOS 技術で製造されています。本デバイスは、標準 CMOS IC の低消費電力という特長を備えながら、低消費電力ショットキー・デバイスの相当品に匹敵する速度で動作します。

製品情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
CD54HC166F3A	CDIP (16)	24.38mm × 6.92mm
CD54HCT166F3A	CDIP (16)	24.38mm × 6.92mm
CD74HC166M	SOIC (16)	9.90mm × 3.90mm
CD74HCT166M	SOIC (16)	9.90mm × 3.90mm
CD74HC166E	PDIP (16)	19.31mm × 6.35mm
CD74HCT166E	PDIP (16)	19.31mm × 6.35mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



機能ダイアグラム



Table of Contents


1 特長	1	7.2 Functional Block Diagram.....	10
2 概要	1	7.3 Device Functional Modes.....	11
3 Revision History	2	8 Power Supply Recommendations	12
4 Pin Configuration and Functions	3	9 Layout	12
5 Specifications	4	9.1 Layout Guidelines.....	12
5.1 Absolute Maximum Ratings ⁽¹⁾	4	10 Device and Documentation Support	13
5.2 Recommended Operating Conditions.....	4	10.1 Receiving Notification of Documentation Updates..	13
5.3 Thermal Information.....	4	10.2 サポート・リソース.....	13
5.4 Electrical Characteristics.....	5	10.3 Trademarks.....	13
5.5 Prerequisite for Switching Characteristics.....	6	10.4 Electrostatic Discharge Caution.....	13
5.6 Switching Characteristics.....	7	10.5 Glossary.....	13
6 Parameter Measurement Information	8	11 Mechanical, Packaging, and Orderable Information	13
7 Detailed Description	10		
7.1 Overview.....	10		

3 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision C (October 2003) to Revision D (February 2022)	Page
• 最新のデータシート規格を反映するように、文書全体にわたって表、図、相互参照の採番方法を更新.....	1

4 Pin Configuration and Functions



J, N, or D package
16-Pin CDIP, PDIP, or SOIC
Top View

5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		-0.5	7	V
I_{IK}	Input diode current	For $V_I < -0.5\text{ V}$ or $V_I > V_{CC} + 0.5\text{ V}$		± 20	mA
I_{OK}	Output diode current	For $V_O < -0.5\text{ V}$ or $V_O > V_{CC} + 0.5\text{ V}$		± 20	mA
I_O	Drain current, per output	For $-0.5\text{ V} < V_O < V_{CC} + 0.5\text{ V}$		± 25	mA
I_O	Output source or sink current per output pin	For $V_O > -0.5\text{ V}$ or $V_O < V_{CC} + 0.5\text{ V}$		± 25	mA
	Continuous current through V_{CC} or GND			± 50	mA
T_J	Junction temperature			150	°C
T_{stg}	Storage temperature range		-65	150	°C
	Lead temperature (Soldering 10s)(SOIC - lead tips only)			300	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{CC}	Supply voltage range	HC Types	2	6	V
		HCT Types	4.5	5.5	V
V_I, V_O	Input or output voltage		0	V_{CC}	V
t_t	Input rise and fall time	2V		1000	ns
		4.5V		500	
		6V		400	
T_A	Temperature range		-55	125	°C

5.3 Thermal Information

THERMAL METRIC		D (SOIC)	N (PDIP)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance ⁽¹⁾	73	67	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

5.4 Electrical Characteristics

PARAMETER		TEST CONDITIONS ⁽²⁾	V _{CC} (V)	25°C			-40°C to 85°C		-55°C to 125°C		UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX		
HC TYPES												
V _{IH}	High level input voltage		2	1.5			1.5		1.5		V	
			4.5	3.15			3.15		3.15		V	
			6	4.2			4.2		4.2		V	
V _{IL}	Low level input voltage		2	0.5			0.5		0.5		V	
			4.5	1.35			1.35		1.35		V	
			6	1.8			1.8		1.8		V	
V _{OH}	High level output voltage	I _{OH} = – 20 µA	2	1.9			1.9		1.9		V	
		I _{OH} = – 20 µA	4.5	4.4			4.4		4.4		V	
		I _{OH} = – 20 µA	6	5.9			5.9		5.9		V	
	High level output voltage	I _{OH} = – 4 mA	4.5	3.98			3.84		3.7		V	
		I _{OH} = – 5.2 mA	6	5.48			5.34		5.2		V	
V _{OL}	Low level output voltage	I _{OL} = 20 µA	2	0.1			0.1		0.1		V	
		I _{OL} = 20 µA	4.5	0.1			0.1		0.1		V	
		I _{OL} = 20 µA	6	0.1			0.1		0.1		V	
	Low level output voltage	I _{OL} = 4 mA	4.5	0.26			0.33		0.4		V	
		I _{OL} = 5.2 mA	6	0.26			0.33		0.4		V	
I _I	Input leakage current	V _I = V _{CC} or GND	6	±0.1			±1		±1		µA	
I _{CC}	Supply current	V _I = V _{CC} or GND	6	8			80		160		µA	
HCT TYPES												
V _{IH}	High level input voltage		4.5 to 5.5	2			2		2		V	
V _{IL}	Low level input voltage		4.5 to 5.5	0.8			0.8		0.8		V	
V _{OH}	High level output voltage	I _{OH} = – 20 µA	4.5	4.4			4.4		4.4		V	
	High level output voltage	I _{OH} = – 4 mA	4.5	3.98			3.84		3.7		V	
V _{OL}	Low level output voltage	I _{OL} = 20 µA	4.5	0.1			0.1		0.1		V	
	Low level output voltage	I _{OL} = 4 mA	4.5	0.26			0.33		0.4		V	
I _I	Input leakage current	V _I = V _{CC} or GND	5.5	±0.1			±1		±1		µA	
I _{CC}	Supply current	V _I = V _{CC} or GND	5.5	8			80		160		µA	
ΔI _{CC} ⁽¹⁾	Additional supply current per input pin	DS, D0-D7 inputs held at V _{CC} – 2.1 V	4.5 to 5.5	100			72		90		98	µA
		PE input held at V _{CC} – 2.1 V	4.5 to 5.5	100			126		157.5		171.5	
		CP, CE inputs held at V _{CC} – 2.1 V	4.5 to 5.5	100			180		225		245	
		MR inputs held at V _{CC} – 2.1 V	4.5 to 5.5	100			72		90		98	

(1) For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

(2) $V_I = V_{IH}$ or V_{IL} , unless otherwise noted.

5.5 Prerequisite for Switching Characteristics

See (Parameter Measurement Information)

PARAMETER		V _{CC} (V)	25°C		-40°C to 85°C		-55°C to 125°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
HC TYPES									
f _{MAX}	Clock frequency	2	6		5		4		MHz
		4.5	30		25		20		MHz
		6	35		29		23		MHz
t _w	$\overline{MR}$ pulse width	2	100		125		150		ns
		4.5	20		25		30		ns
		6	17		21		26		ns
t _w	Clock pulse width	2	80		100		120		ns
		4.5	16		20		24		ns
		6	14		17		20		ns
t _{SU}	Set-up time Data and $\overline{CE}$ to clock	2	80		100		120		ns
		4.5	16		20		24		ns
		6	14		17		20		ns
t _H	Hold time data to clock	2	1		1		1		ns
		4.5	1		1		1		ns
		6	1		1		1		ns
t _{REM}	Removal time $\overline{MR}$ to clock	2	0		0		0		ns
		4.5	0		0		0		ns
		6	0		0		0		ns
t _{SU}	Set-up time $\overline{PE}$ to CP	2	145		180		220		ns
		4.5	29		36		44		ns
		6	25		31		38		ns
t _H	Hold time $\overline{PE}$ to CP or $\overline{CE}$	2	0		0		0		ns
		4.5	0		0		0		ns
		6	0		0		0		ns
HCT TYPES									
f _{MAX}	Clock frequency	4.5	25		20		16		MHz
t _w	$\overline{MR}$ pulse width	4.5	35		44		53		ns
t _w	Clock pulse width	4.5	20		25		30		ns
t _{SU}	Set-up time data and $\overline{CE}$ to clock	4.5	16		20		24		ns
t _H	Hold time data to clock	4.5	0		0		0		ns
t _{REM}	Removal time $\overline{MR}$ to clock	4.5	0		0		0		ns
t _{SU}	Set-up time $\overline{PE}$ to CP	4.5	30		38		45		ns
t _H	Hold time $\overline{PE}$ to CP or $\overline{CE}$	4.5	0		0		0		ns

5.6 Switching Characteristics

Input t_r , t_f = 6 ns. Unless otherwise specified, C_L = 50pF. See (Parameter Measurement Information)

PARAMETER		V _{CC} (V)	25°C		-40°C to 85°C	-55°C to 125°C	UNIT
			TYP	MAX	MAX	MAX	
HC TYPES							
t _{pd}	Clock to output	2		160	200	240	ns
		4.5	13 ⁽³⁾	32	40	48	ns
		6		27	34	41	ns
t _t	Output transition time	2		75	95	110	ns
		4.5		15	19	22	ns
		6		13	16	19	ns
t _{PHL}	Propagation delay MR to output	2		160	200	240	ns
		4.5		32	40	48	ns
		6		27	34	41	ns
C _I	Input capacitance			10	10	10	pF
C _{PD}	Power dissipation capacitance ⁽¹⁾ ⁽²⁾	5	41				pF
HCT TYPES							
t _{pd}	Clock to output	4.5		40	50	60	ns
t _t	Output transition time	4.5		15	19	22	ns
t _{PHL}	Propagation delay MR to output	4.5		40	50	60	ns
C _I	Input capacitance			10	10	10	pF

(1) C_{PD} is used to determine the dynamic power consumption, per gate.

(2) $P_D = C_{PD} V_{CC}^2 f_i + \Sigma (C_L V_{CC}^2 + f_O)$ where f_i = Input Frequency, f_O = Output Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.


(3) C_L = 15 and V_{CC} = 5 V.

6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_t < 6 \text{ ns}$.


For clock inputs, $f_{\max}$ is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C_L includes probe and test-fixture capacitance.


FIG 6-1. Load Circuit for Push-Pull Outputs



**FIG 6-2. Voltage Waveforms, Standard CMOS Inputs
Pulse Duration**




**FIG 6-3. Voltage Waveforms, Standard CMOS Inputs
Setup and Hold Times**




(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

**FIG 6-4. Voltage Waveforms, Standard CMOS Inputs
Setup Propagation Delays**




(1) The greater between t_r and t_f is the same as t_t .


**FIG 6-5. Voltage Waveforms, Input and Output
Transition Times for Standard CMOS Input Devices**



6-6. Voltage Waveforms, TTL-Compatible CMOS Inputs Pulse Duration



6-7. Voltage Waveforms, TTL-Compatible CMOS Inputs Setup and Hold Times



(1) The greater between t_{PLH} and t_{PHL} is the same as t_{pd} .

6-8. Voltage Waveforms, TTL-Compatible CMOS Inputs Propagation Delays

7 Detailed Description

7.1 Overview

The 'HC166 and 'HCT166 8-bit shift register is fabricated with silicon gate CMOS technology. It possesses the low power consumption of standard CMOS integrated circuits, and can operate at speeds comparable to the equivalent low power Schottky device.


The 'HCT166 is functionally and pin compatible with the standard 'LS166.

The 166 is an 8-bit shift register that has fully synchronous serial or parallel data entry selected by an active LOW Parallel Enable ($\overline{PE}$) input. When the $\overline{PE}$ is LOW one setup time before the LOW-to-HIGH clock transition, parallel data is entered into the register. When $\overline{PE}$ is HIGH, data is entered into the internal bit position Q0 from Serial Data Input (DS), and the remaining bits are shifted one place to the right (Q0 → Q1 → Q2, etc.) with each positive-going clock transition. For expansion of the register in parallel to serial converters, the Q7 output is connected to the DS input of the succeeding stage.

The clock input is a gated OR structure which allows one input to be used as an active LOW Clock Enable ($\overline{CE}$) input. The pin assignment for the CP and $\overline{CE}$ inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of $\overline{CE}$ input should only take place while the CP is HIGH for predictable operation.

A LOW on the Controller Reset ($\overline{MR}$) input overrides all other inputs and clears the register asynchronously, forcing all bit positions to a LOW state.

7.2 Functional Block Diagram



7.3 Device Functional Modes

表 7-1. Truth Table⁽¹⁾

INPUTS						INTERNAL Q STATES		OUTPUT Q7
MASTER RESET	PARALLEL ENABLE	CLOCK ENABLE	CLOCK	SERIAL	PARALLEL D0 D7	Q0	Q1	
L	X	X	X	X	X	L	L	L
H	X	L	L	X	X	Q00	Q10	Q0
H	L	L	↑	X	a...h	a	b	h
H	H	L	↑	H	X	H	Q0n	Q6n
H	H	L	↑	L	X	L	Q0n	Q6n
H	X	H	↑	X	X	Q00	Q10	Q70

- (1) H = High Voltage Level,
 L = Low Voltage Level,
 X = Don't Care,
 ↑ = Transition from Low to High Level,
 a...h = The level of steady-state input at inputs D0 thru D7, respectively,
 Q00, Q10, Q70 = The level of Q0, Q1, or Q7, respectively, before the indicated steady-state input conditions were established
 Q0n, Q6n = The level of Q0 or Q6, respectively, before the most recent ↑ transition of the clock.

8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 サポート・リソース

[TI E2E™ サポート・フォーラム](#)は、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の[使用条件](#)を参照してください。

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CD54HC166F3A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC166F3A
CD54HC166F3A.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HC166F3A
CD54HCT166F3A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT166F3A
CD54HCT166F3A.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD54HCT166F3A
CD74HC166E	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC166E
CD74HC166E.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HC166E
CD74HC166M	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HC166M
CD74HC166M96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HC166M
CD74HC166M96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC166M
CD74HCT166E	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT166E
CD74HCT166E.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT166E
CD74HCT166EE4	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD74HCT166E
CD74HCT166M	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HCT166M
CD74HCT166M96	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	HCT166M
CD74HCT166M96.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT166M
CD74HCT166M96G4.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT166M
CD74HCT166MT	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-55 to 125	HCT166M

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC166, CD54HCT166, CD74HC166, CD74HCT166 :

- Catalog : [CD74HC166](#), [CD74HCT166](#)
- Military : [CD54HC166](#), [CD54HCT166](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC166M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC166M96	SOIC	D	16	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
CD74HCT166M96	SOIC	D	16	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
CD74HCT166M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC166M96	SOIC	D	16	2500	356.0	356.0	35.0
CD74HC166M96	SOIC	D	16	2500	366.0	364.0	50.0
CD74HCT166M96	SOIC	D	16	2500	366.0	364.0	50.0
CD74HCT166M96	SOIC	D	16	2500	356.0	356.0	35.0

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CD74HC166E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC166E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC166E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC166E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT166E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT166E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT166E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT166E.A	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT166EE4	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT166EE4	N	PDIP	16	25	506	13.97	11230	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - $\triangle D$ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AC.


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.


N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



PINS ** DIM	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS-001 VARIATION	AA	BB	AC	AD



4040049/E 12/2002

NOTES:

- A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
-  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 The 20 pin end lead shoulder width is a vendor option, either half or full width.

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated