


Data sheet acquired from Harris Semiconductor SCHS079C – Revised October 2003

RECOMMENDED FOR

CD4522B Types

Advance Information/ **Preliminary Data**



CMOS Programmable BCD Divide-by-"N" Counter

Features:

- Internally synchronous for high internal and external speeds.
- Logic edge-clocked design increments on positive Clock transition or on negative Clock Inhibit transition.
- 100% tested for quiescent current at 20-V.
- 5-V, 10-V, and 15-V parametric ratings.
- High-Voltage Types (20-Volt Rating) Standard symmetrical output characteristics.
 - Maximum input current of 1 µA at 18 V over full package-temperature range: 100 nA at 18 V and 25° C.
 - Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."

CD4522B programmable BCD counter has a decoded "0" state output for divide-by-N applications. In single stage operation the "0" output is tied to the Preset Enable input. The Cascade Feedback allows multiple stage divide-by-N operation without the need for external gating. A HIGH on the Clock Inhibit disables the pulse-counting function. A HIGH on the Master Reset asynchronously resets the divide-by-N operation. The output is presented in BCD format.

The CD4522B-series types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Applications:

- Frequency synthesizers
- Phase-locked loops
- Programmable down counters
- Programmable frequency dividers

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)


Voltages referenced to VSS Terminal) -0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS-0.5V to V_{DD} +0.5V POWER DISSIPATION PER PACKAGE (PD): **DEVICE DISSIPATION PER OUTPUT TRANSISTOR** OPERATING-TEMPERATURE RANGE (T_A)-55°C to +125°C STORAGE TEMPERATURE RANGE (Tstg)-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):

TRUTH TABLES

| CLOCK | CLOCK INHIBIT | PRESET ENABLE | MASTER RESET | ACTION |
|-------|------------------|------------------|-----------------|------------|
| 0 | 0 | 0 | 0 | No Count |
| | 0 | 0 | 0 | Count Down |
| x | 1 | 0 | 0 | No Count |
| 1 1 | ~ | 0 | 0 | Count Down |
| Х | Х | 1 | 0 | Preset |
| X | Х | Х | 1 | Reset |

X = Don't Care

| | OUTPUTS | | | | | | | |
|-------|---------|----------------|----------------|-----|--|--|--|--|
| Count | Qo | Q ₁ | Q ₂ | Q₃ | | | | |
| 0 | 0 | 0 | 0 | 0 | | | | |
| 1 | 1 1 | 0 | 0 | - 0 | | | | |
| S 225 | 0 | 1 | 0 | 0 | | | | |
| 3-2" | en fish | 1 | 0 | 0 | | | | |
| 4 | 0 | 0 | 1 | 0 | | | | |
| 5 | 1 6 | 0 | . 1 | 0 | | | | |
| 6 | 0 | 1 | - 1 | 0 | | | | |
| . 7 | 1 1 | 1 | . 1 | 0 | | | | |
| 8 🚉 | 0 | 0 | 0 | 1 | | | | |
| 9 | 1 2 | 0 . | . 0 | 1 | | | | |



a. Basic diagram.




Fig. 1 - Logic diagram for the CD4522B.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}\text{C}$, except as noted.

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTICS | V _{DD} | LIN | IITS | UNITS |
|---|-----------------|-------------------|-------------------|-------|
| | (V) | Min. | Max. |] |
| Supply-Voltage Range (For T _A = Full Package- Temperature Range | | 3 | 18 | v |
| Pulse Width: Clock, tw(cc) | 5 10 15 | 250 100 80 | | ns |
| Preset Enable, tw(cc) | 5 10 15 | 250 100 80 | _ | ns |
| Master Reset, tw(_{MR}) | 5 10 15 | 350 250 200 | - | пѕ |
| Clock Frequency, fc∟ | 5 10 15 | | 1.5 3.0 4.0 | MHz |
| Clock Rise and Fall Time t _{rcL} , t _{rcL} | 5 10 15 | <u>+</u> | 15 15 15 | μs |
| Preset Enable Set-up Time, t _{su} | 5 10 15 | 0 0 0 | _ _ _ | ns |
| Preset Enable Hold Time, t _h | 5 10 15 | 75 25 20 | | ns |
| Master Reset Removal Time, t _{rem} | 5 10 15 | 130 50 30 | - | ns |




Fig. 2 — Typical output low (sink) current characteristics.




Fig. 3 — Minimum output low (sink) current characteristics.

STATIC ELECTRICAL CHARACTERISTICS

| CHARACTER- ISTIC | cc | NOITION | IS | LI | MITS AT | INDICA | MPERAT | UNITS | | | |
|-------------------------------|----------------|---------------------------------|-----|-------|---------|--------|--------|-------|-------------------|------|-----|
| - . | V _o | V _{IN} V _{DD} | | | | | | +25 | | | |
| | (V) | (V) | (V) | -55 | -40 | +85 | +125 | Min. | , Тур. | Max. | |
| Quiescent Device | | 0, 5 | 5 | 5 | 5 | 150 | 150 | | 0.04 | 5 | |
| Current, IDD Max. | | 0, 10 | 10 | 10 | 10 | 300 | 300 | | 0.04 | 10 |] |
| | | 0, 15 | 15 | 20 | 20 | 600 | 600 | | 0.04 | 20 | μΑ |
| | | 0, 20 | 20 | 100 | 100 | 3000 | 3000 | 1 | 0.08 | 100 | |
| Output Low | 0.4 | 0, 5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | |] |
| (Sink) Current | 0.5 | 0, 10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | | |
| lo∟ Min. | 1.5 | 0, 15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 3.4 | 6.8 | | |
| Output High | 4.6 | 0, 5 | 5 | -0.64 | -0.61 | -0.42 | -0.36 | -0.51 | -1 | | mA |
| (Source) | 2.5 | 0, 5 | 5 | -2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | | |
| Current, | 9.5 | 0, 10 | 10 | -1.6 | -1.5 | -1.1 | -0.9 | -1.3 | -2.6 | |] |
| I _{он} Min. | 13.5 | 0, 15 | 15 | -4.2 | -4 | -2.8 | -2.4 | -3.4 | -6.8 | _ | |
| Output Voltage: | _ | 0, 5 | 5 | | 0. | 05 | | | 0 | 0.05 |] |
| Low-Level, | _ | 0, 10 | 10 | | 0. | 05 | | | 0 | 0.05 | |
| V _{OL} Max. | | 0, 15 | 15 | | 0. | 05 | | | 0 | 0.05 |] |
| Output Voltage: | _ | 0, 5 | 5 | | 4. | 95 | | 4.95 | 5 | | |
| High-Level | | 0, 10 | 10 | | 9. | 95 | | 9.95 | 10 | _ | |
| V _{он} Min. | | 0, 15 | 15 | | . 14 | .95 | | 14.95 | 15 | | V |
| Input low | 0.5, 4.5 | - | 5 | | 1 | .5 | | _ | _ | 1.5 |] ` |
| Voltage, V _{IL} Max. | 1, 9 | <u> </u> | 10 | | | 3 | | _ | _ | 3 |] |
| 4.4 | 1.5, 13.5 | | 15 | 4 | | | | _ | _ | 4 | |
| Input High | 0.5, 4.5 | _ | 5 | | 3 | .5 | | 3.5 | | |] |
| Voltage, V _{IH} Min. | 1, 9 | | 10 | 7 | | | | 7 | | |] |
| | 1.5, 13.5 | _ | 15 | | 1 | 1 | | 11 | | _ | |
| Input Current, | _ | 0, 18 | 18 | ±0.1 | ±0.1 | ±1 | ±1 | | ±10 ⁻⁵ | ±0.1 | μΑ |




Fig. 4 — Typical output high (source) current characteristics.




Fig. 5 — Minimum output high (source) current characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}C$, Input t_r , $t_f=20$ ns, $C_I=50$ pF, R_L , =200 k Ω

| 0114040000000 | TEST CO | NDITIONS | | UNITS | | |
|---|--|---------------------|------------------|-------------------|--------------------|-------|
| CHARACTERISTIC | | V _{DD} (V) | Min. | Тур. | Max. | UNITS |
| Propagation Delay Time; t _{PHL} , t _{PLH:} Clock to "Q" outputs | | 5 10 15 | | 550 225 160 | 1100 450 320 | ns |
| Clock to "0" output | | 5 10 15 | , _ _ _ | 420 160 110 | 710 270 190 | ns |
| Clock inhibit to "Q" outputs | | 5 10 15 | _ _ _ | 270 100 70 | 540 200 140 | ns |
| Master reset to "Q" outputs | | 5 10 15 | _ _ _ _ | 270 100 70 | 540 200 140 | ns |
| Preset Enable Setup Time, t _{su} | | 5 10 15 | _ _ _ | 0 0 0 | 0 0 0 | ns |
| Preset Enable Hold Time, t _h | | 5 10 15 | - | 75 25 20 | 150 50 40 | ns |
| Master Reset Removal Time, t _{rem} | | 5 10 15 | <u>-</u> | 130 50 30 | 260 100 60 | ns |
| Transition Time, t _{THL} , t _{TLH} | | 5 10 15 | | 100 50 40 | 200 100 80 | ns |
| Minimum Pulse Width Clock, twicu | S. S | 5 10 15 | | 125 50 40 | 250 100 80 | ns |
| Preset Enable, tw(PE) | | 5 10 15 | _ _ _ | 125 50 40 | 250 100 80 | ns |
| Master Reset, twime | | 5 10 15 | | 175 125 100 | 350 250 200 | ns |
| Max Clock Freq, f _{cL} | | 5 10 15 | - | 3 6 8 | 1.5 3.0 4.0 | MHz |
| Max Clock or Clock Inhibit Rise & Fall Time, ttlh, tthL | k. Mg | 5 10 15 | | | 15 15 15 | us |
| Input Capacitance, CiN | Any | Input | <u> </u> | 5 | 7.5 | pF |





Fig. 6 — Typical dynamic power dissipation vs. frequency.



TERMINAL ASSIGNMENT





Fig. 7 — Quiescent device current test circuit.

Fig. 8 — Input current test circuit.


Fig. 9 — Input voltage test circuit.

APPLICATION CIRCUITS




| Fro | m | То | | Donne of N | | | |
|-------|------|-------|-----|-------------------------------|--|--|--|
| Stage | Pin | Stage | Pin | Range of N | | | |
| LSD | "0" | Ali | PE | LSD < N < MSD | | | |
| N | "0" | N-1 | CF | LSD+1 <n<msd< td=""></n<msd<> | | | |
| N | "0₃" | N+1 | CL | LSD < N < MSD-1 | | | |

Fig. 10 — 2-Stage Programmable Down Counter (One Cycle)



| Fro | m | To | | Denne of N | | | |
|-------|------|-------|-----|-------------------|--|--|--|
| Stage | Płn | Stage | Pin | Range of N | | | |
| LSD | "0" | All | PE | LSD < N < MSD | | | |
| N | "0" | N-1 | CF | LSD + 1 < N < MSD | | | |
| N. | "03" | N+1 | CL | LSD < N < MSD-1 | | | |

Fig. 11 — 2-Stage Programmable Frequency Divider



Dimensions and pad layout for CD4522BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

www.ti.com 23-May-2025

PACKAGING INFORMATION

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ | MSL rating/ | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|-----------------|-----------------------|------|---------------|--------------------|--------------|--------------|
| | (1) | (2) | | | (3) | Ball material | Peak reflow | | (6) |
| | | | | | | (4) | (5) | | |
| CD4522BE | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -55 to 125 | CD4522BE |
| CD4522BE.A | Active | Production | PDIP (N) 16 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -55 to 125 | CD4522BE |
| CD4522BM | Active | Production | SOIC (D) 16 | 40 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4522BM |
| CD4522BM.A | Active | Production | SOIC (D) 16 | 40 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4522BM |
| CD4522BMT | Active | Production | SOIC (D) 16 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4522BM |
| CD4522BMT.A | Active | Production | SOIC (D) 16 | 250 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CD4522BM |
| CD4522BPW | Active | Production | TSSOP (PW) 16 | 90 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM522B |
| CD4522BPW.A | Active | Production | TSSOP (PW) 16 | 90 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | CM522B |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| CD4522BE | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4522BE | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4522BE.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4522BE.A | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| CD4522BM | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |
| CD4522BM.A | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |
| CD4522BPW | PW | TSSOP | 16 | 90 | 530 | 10.2 | 3600 | 3.5 |
| CD4522BPW.A | PW | TSSOP | 16 | 90 | 530 | 10.2 | 3600 | 3.5 |

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated