

CD4093B Types

CMOS **Quad 2-Input NAND Schmitt Triggers**

High-Voltage Types (20 Volt Rating)

CD4093B consists of four Schmitttrigger circuits. Each circuit functions as a two-input NAND gate with Schmitt-trigger action on both inputs. The gate switches at different points for positive- and negativegoing signals. The difference between the positive voltage (Vp) and the negative voltage (V_N) is defined as hysteresis voltage (V_H) (see Fig. 2).

The CD4093B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)

PACKAGE THERMAL IMPEDANCE, θ_{JA} (See Note 1):

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

E package

NS package

V_{DD}

٧'n

VSS

DC INPUT CURRENT, ANY ONE INPUT

M package

Features:

- Schmitt-trigger action on each input with no external components
- Hysteresis voltage typically 0.9 V at V_{DD} = 5 V and 2.3 V at V_{DD} = 10 V
- Noise immunity greater than 50%.
- No limit on input rise and fall times
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range, 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

.....±10mA

T

c) Test setuc

92CM-23882R

80°C/W


86°C/W

.. 76°C/W

Applications:

- Wave and pulse shapers
- High-noise-environment systems
- Monostable multivibrators
- Astable multivibrators
- INAND logic


Voltages referenced to V_{SS} Terminal)-0.5V to +20V



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	MIN.	MAX.	UNITS
Supply Voltage Range (T _A = Full Package			
Temp. Range)	3	18	V



ALL INPUTS PROTECTED BY PROTECTION NETWORK





Fig. 1 - Logic diagram-1 of 4 Schmitt triggers.






Fig. 2 – Hysteresis definition, characteristic, and test setup.

b) Transfer characteristic

of 1 of 4 gates.

Copyright © 2003 Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


a) Definition of Vp. VN. VH



CD4093B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER- ISTIC					MITS A	T INDIC	ATED T	EMPER	ATURES	(°C)	UNIT
	٧o	VIN	VDD	1997 - 1997 1997 - 1997					+25]
	(V)	(V)	(V)	55	-40	+85	+125	MIN.	TYP.	MAX.	
Quiescent Device	-	0,5	5	[1	· 1	30	- 30	-	0.02	1	
Current, IDD	_	0,10	10	2	2	60	60	-	0.02	2	μΑ
Max:		0,15	15	4	4	120	120	-	0.02	-4	1
	· · · · ·	0,20	20	20	20	600	600	. .	.0.04	20]
Positive Trigger		а	5	2.2	2.2	2.2	2.2	. 2.2	2.9		
Threshold Voltage Vρ Min.	-	· a	· 10	4.6	4.6	4.6	4.6	4.6	. 5.9		
	-	а	15	6.8	6.8	. 6.8	6.8	6.8	8.8		
	-	b	5	2.6	2.6	2.6	2.6	2.6	3.3	-	V
	-	b.	10	5.6	5.6	5.6	5.6	_ 5.6	7.	-	1
	-	b	15	6.3	6.3	6.3	6.3	6.3	9.4	-	1
Vp Max.	·	а	5	3.6	3.6	3.6	3.6	-	2.9	3.6	
		a	10	7.1	7.1	7.1	.7.1		5.9	7.1	1
		a	15	10.8	10.8	10.8	10.8		8.8	10.8	
	-	b.	5	4	4	4	4	_	3.3	4	ľ
	_	b	10	8.2	8.2	8.2	8.2	_	7	8.2	1
		b	15	12.7	12.7	12.7	12.7	-	9.4	12.7	1
Negative Trigger	.—	а	5	0.9	0.9	0.9	0.9	0.9	1.9	-	
Threshold Voltage V _N Min.	;—	а	10	2.5	2.5	2.5	2.5	2.5	3.9	-	
		а	15	4	4	4	4	4	5.8	~ .	v
	-	b	5	1.4	1.4	1.4	1,4	1.4	2.3		
	_	b	10	3.4	3.4	3.4	3.4	3.4	5.1		
	-	b	15	4.8	4.8	4.8	4.8	4.8	7,3		
V _N Max.	-	а	5	2.8	2.8	2.8	2.8		1.9	2.8	• • • • • •
N max.	-	a	10	5.2	5.2	5.2	5.2	_	3.9	5.2	
1	-	a	15	7.4	7.4	7.4	7.4	-	5.8	7.4	
		b	5	3.2	3.2	3.2	3.2	 ;;+	2.3	3.2	V
	: <u>-</u>	ь	10	6.6	6.6	6.6	6.6		5.1	6.6	
ł	-	b	15	9.6	9.6	9.6	9.6		7.3	9.6	
lysteresis Voltage	-	a	5	0.3	0.3	0.3	0.3	0.3	0.9	-	
V _H Min.	-	а	10	1.2	1.2	1.2	1.2	1.2	2.3	-	
	-	а	15	1.6	1.6	1.6	1.6	1.6	3.5	_	
ł		Ь	5	0.3	0.3	0.3	0.3	0.3	0.9		V
ť	-	ь	10	1.2	1.2	1.2	1.2	1.2	2.3	_	
		ь	15	1.6	1.6	1.6	1.6	1.6	3.5	_	
VII Max	_	a	5	1.6	1.6	1,6	1.6		0.9	1.6	
V _H Max.		a	10	3.4	3.4	3.4	3.4	-	2.3	3.4	
-	-	a	15	5	5	5	5		3.5	5	
-		Ъ	5	1.6	1.6	1.6	1.6		0.9	1.6	V
	<u> </u>	Ъ	10	3.4	3.4	3.4	3.4		2.3	3.4	
-	<u>.</u>	-b :	15	5	5	5	- 5	- 7.	3,5	5	






Fig 7 - Minimum output low (sink) current characteristics.

Input on terminals 1,5,8,12 or 2,6,9,13; other inputs to V_{DD}.

b Input on terminals 1 and 2, 5 and 6,8 and 9, or 12 and 13; other inputs to VDD-

STATIC ELECTRICAL CHARACTERISTICS (CONT'D)

CHARACTER- ISTIC	со	NDITI	ONS	LIN	LIMITS AT INDICATED TEMPERATURES (°C)								
	Vo	VIN	VDD				ŀ		1				
	(V)	(V)	.(V)	55	40	+85	+125	MIN.	TYP.	MAX.	1		
Output Low (Sink) Current, IOL Min.	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1	-	· · · ·		
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	1		
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	- 1	mA		
Output High (Source)	4.6	0,5	5	-0.64	-0.61	0.42	-0.36	-0.51	-1	-			
	2.5	0,5	5	<u>,</u> –2	-1.8	-1.3	-1.15	-1.6	-3.2	-			
Current,	9.5	0,10	10	- 1.6	-1.5	-1.1	-0.9	-1.3	-2.6				
IOH Min.	13.5	0,15	15	-4.2	4	-2.8	-2.4	-3.4	6.8	. –	1		
Output Voltage	-	0,5	5		-	0.05		- ·	0	0.05	:		
Low Level,	-	0,10	10			0.05		. –	. 0	0.05			
VOL Max.	i	0,15	15		. (0.05		, - -	0	0.05	v		
Output Voltage	1	0,5	5			4.95		4.95	5	-	-		
High-Level,	. 1	0,10	10		•	9.95		9.95	10	-			
VOH Min.	-	0,15	15		14	4.95		14.95		-			
Input Current, I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μA		




Fig. 9 – Minimum output high (source) current








Fig. 10 - Typical propagation delay time vs. supply voltage.



DYNAMIC ELECTRICAL CHARACTERISTICS At $T_A = 25^{\circ}C$; Input t_r , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200k\Omega$

CHARACTERISTIC	TEST CONDI	TEST CONDITIONS			
CHARACTERISTIC		V _{DD} VOLTS	TYP.	MAX.	UNITS
Propagation Delay Time:		5	190	380	
^t PHL [,]		10	90	180	ns
tPLH		15	65	130	
		5	100	200	1
Transition Time, THL		10	50	100	ns
ttlH		15	40	80	
Input Capacitance, CIN	Any Input		5	7.5	pF.

(ITHL JTLH) TANCE (Ci)- of







Fig. 12 – Typical trigger threshold voltage vs. V_{DD}

CD4093B Types





PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
7704602CA	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7704602CA CD4093BF3A
CD4093BE	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4093BE
CD4093BE.A	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4093BE
CD4093BEE4	Active	Production	PDIP (N) 14	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-55 to 125	CD4093BE
CD4093BF	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4093BF
CD4093BF.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	CD4093BF
CD4093BF3A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7704602CA CD4093BF3A
CD4093BF3A.A	Active	Production	CDIP (J) 14	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	7704602CA CD4093BF3A
CD4093BM	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4093BM
CD4093BM.A	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4093BM
CD4093BM96	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4093BM
CD4093BM96.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4093BM
CD4093BM96E4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4093BM
CD4093BM96G4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4093BM
CD4093BMG4	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4093BM
CD4093BMT	Obsolete	Production	SOIC (D) 14	-	-	Call TI	Call TI	-55 to 125	CD4093BM
CD4093BNSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4093B
CD4093BNSR.A	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4093B
CD4093BNSRG4	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4093B
CD4093BPW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-55 to 125	CM093B
CD4093BPWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM093B
CD4093BPWR.A	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM093B
CD4093BPWR.B	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM093B

⁽¹⁾ **Status:** For more details on status, see our product life cycle.



PACKAGE OPTION ADDENDUM

24-Jul-2025

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4093B, CD4093B-MIL :

- Catalog : CD4093B
- Automotive : CD4093B-Q1, CD4093B-Q1
- Military : CD4093B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects



• Military - QML certified for Military and Defense Applications




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CD4093BNSR	SOP	NS	14	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
	CD4093BPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

24-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4093BNSR	SOP	NS	14	2000	353.0	353.0	32.0
CD4093BPWR	TSSOP	PW	14	2000	353.0	353.0	32.0

TEXAS INSTRUMENTS

www.ti.com

24-Jul-2025

TUBE



- B - Alignment groove width

*All dimensions are	e nominal
---------------------	-----------

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4093BE	N	PDIP	14	25	506	13.97	11230	4.32
CD4093BE	N	PDIP	14	25	506	13.97	11230	4.32
CD4093BE.A	N	PDIP	14	25	506	13.97	11230	4.32
CD4093BE.A	N	PDIP	14	25	506	13.97	11230	4.32
CD4093BEE4	N	PDIP	14	25	506	13.97	11230	4.32
CD4093BEE4	N	PDIP	14	25	506	13.97	11230	4.32
CD4093BM	D	SOIC	14	50	506.6	8	3940	4.32
CD4093BM.A	D	SOIC	14	50	506.6	8	3940	4.32
CD4093BMG4	D	SOIC	14	50	506.6	8	3940	4.32

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



GENERIC PACKAGE VIEW

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



J0014A



PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



J0014A

EXAMPLE BOARD LAYOUT

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated