CC1354P10



## CC1354P10 SimpleLink™ パワー・アンプ内蔵、高性能マルチバンド・ワイヤ レス・マイコン

## 1 特長

#### ワイヤレス マイクロコントローラ

- 強力な 48MHz Arm® Cortex®-M33 プロセッサと TrustZone®の組み合わせ
- FPUとDSPの拡張機能
- 1024kB フラッシュ プログラム メモリ
- 8kB のキャッシュ SRAM
- 高信頼性動作に適した 256kB の超低リーク SRAM (パリティ付き)
  - - パリティが無効になっている場合は 32kB の SRAM を追加可能
- デュアル バンド Sub-1GHz および 2.4GHz 動作
- ダイナミック マルチプロトコル マネージャ (DMM) ドラ イバ
- プログラマブルな無線機能には、2-(G)FSK、4-(G)FSK, MSK, OOK, IEEE 802.15.4 PHY, MAC のサポートが含まれます。
- OTA (Over-The-Air) アップグレードに対応

#### 超低消費電力センサ コントローラ

- 4kB の SRAM を備えた自律型 MCU
- センサデータのサンプリング、保存、処理
- 高速ウェークアップによる低消費電力動作
- ソフトウェア定義ペリフェラル、静電容量式タッチ、流量 計、LCD

#### 低い消費電力

- MCU の消費電流:
  - 3.4mA (アクティブ モード、CoreMark®)
  - 71μA/MHz (CoreMark<sup>®</sup> 実行中)
  - 0.98µA (スタンバイ モード、RTC、256kB RAM)
  - 0.17μA (シャットダウン モード、ウェークアップ オン ピン)
- 超低消費電力センサコントローラの消費電流
  - 32µA (2MHz モード)
  - 849µA (24MHz モード)
- 無線の消費電流:
  - 5.8mA (RX、868MHz)
  - 6.9mA (RX, 2.4GHz)
  - 22mA (TX, +10dBm, 2.4GHz)
  - 25.8mA (TX, +14dBm, 868MHz)
  - 69 mA (TX, +20dBm, 915MHz)
  - 101mA (TX, +20dBm, 2.4GHz)

#### 無線プロトコルのサポート

- Thread, Zigbee®, Matter
- Bluetooth® 5.3 Low Energy
- Wi-SUN®
- **MIOTY®**
- **Amazon Sidewalk**
- ワイヤレス M-Bus
- SimpleLink™ TI 15.4 スタック (Sub-1GHz)
- **6LoWPAN**
- 独自システム

#### 高性能の無線

- 50kbps、868MHz で最大 130dB のリンク バジェット
- 2.5kbps、868MHz で最大 141dB のリンク バジェット
- -121dBm (2.5kbps、長距離モード)
- –110dBm (50kbps, 802.15.4, 868MHz)
- -104dBm (Bluetooth® Low Energy, 125kbps)
- –105dBm (IEEE 802.15.4-2006 2.4GHz OQPSK) コヒーレント モデム)
- 温度補償付きで最大 +20dBm の出力電力

#### 法規制の順守

- 以下の規格への準拠を目的としたシステムに最適:
  - ETSI EN 300 220 Receiver Cat.1.5 および 2、 EN 300 328, EN 303 131, EN 303 204, EN 300 440 Cat.2 および 3
  - FCC CFR47 Part 15
  - ARIB STD-T66, STD-T67, STD-T108

#### MCU のペリフェラル

- ほとんどのデジタル ペリフェラルを任意の GPIO に配 線可能
- 4 つの 32 ビットまたは 8 つの 16 ビット汎用タイマ
- 12 ビット SAR ADC、200ksps、8 チャネル
- 8 ビット DAC
- 2 つのコンパレータ
- プログラマブル電流ソース
- 4つの UART、4つの SPI、2つの I<sup>2</sup>C、1つの I<sup>2</sup>S
- リアルタイム クロック (RTC)
- 温度およびバッテリモニタを内蔵

#### セキュリティイネーブラ (実現機能)

- セキュアブートのサポート
- セキュアキーストレージとデバイス ID をサポート
- 信頼できる実行環境に対応する Arm® TrustZone®
- AES 128 および 256 ビット暗号化アクセラレータ
- 公開鍵アクセラレータ
- SHA2 アクセラレータ (SHA-512 までのフル スイート)



- TRNG (True Random Number Generator)
- セキュア デバッグ ロック
- ソフトウェアアンチロールバック保護

#### 開発ツールとソフトウェア

- 868/915MHz でのデュアルバンドおよび +20dBm 出力電力用の LP-EM-CC1354P10-1
- 2.4GHz でのデュアルバンドおよび +10dBm 出力電 カ用の LP-EM-CC1354P10-6
- LP-XDS110、LP-XDS110ET または TMDSEMU110-U (TMDSEMU110-ETH アドオン使用) デバッグ プロ ーブ
- SimpleLink™ LOWPOWER F2 ソフトウェア開発キット (SDK)
- SmartRF™ Studio による簡素な無線構成
- Sensor Controller Studio により低消費電力のセンシング アプリケーションを構築
- SysConfig システム コンフィギュレーション ツール

#### 動作範囲

- オンチップの降圧型 DC/DC コンバータ
- 1.8V~3.8Vの単一電源電圧
- -40°C∼+105°C

#### パッケージ

- 7mm × 7mm RGZ VQFN48 (GPIO 26 本)
- 8mm × 8mm RSK VQFN64 (GPIO 42 本)
- RoHS 準拠のパッケージ

#### 2 アプリケーション

• 315、433、470~510、868、902~928、 2400~2480MHz の ISM および SRD システム <sup>1</sup>

#### (最小 4kHz の受信帯域幅)

- ビルオートメーション
  - ビルディングのセキュリティシステム モーション検 出器、電子スマートロック、ドアおよび窓センサ、ガレージドアシステム、ゲートウェイ
  - HVAC サーモスタット、ワイヤレス環境センサ、 HVAC システム コントローラ、ゲートウェイ
  - 防火システム 煙および熱感知器、火災警報制御パネル (FACP)
  - ビデオ監視 IP ネットワーク カメラ
  - エレベータとエスカレータ エレベータとエスカレータのエレベータメイン制御パネル
- グリッド インフラストラクチャ
  - スマートメータ 水道メータ、ガスメータ、電気メータ、ヒートコストアロケータ
  - グリッド通信 無線通信 長距離センサ アプリケーション
  - その他の代替エネルギー 環境発電
- 産業用輸送 アセットトラッキング
- ファクトリ オートメーション / 制御
- 医療用
- 通信機器
  - 有線ネットワーク ワイヤレス LAN または Wi-Fi アクセス ポイント、エッジ ルータ
- パーソナル エレクトロニクス
  - ホーム シアターおよびエンターテインメント スマート スピーカ、スマート ディスプレイ、セットトップボックス
  - ウェアラブル (非医療用) スマートトラッカー、スマート 大料

#### 3 概要

SimpleLink™ CC1354P10 デバイスはマルチプロトコル、マルチバンドの Sub-1GHz および 2.4GHz ワイヤレス マイコン (MCU) です。本デバイスは Thread、Zigbee®、Bluetooth 5.3 Low Energy、IEEE 802.15.4g、IPv6 対応スマートオブジェクト (6LoWPAN)、MIOTY、Wi-SUN、Amazon Sidewalk、テキサス・インスツルメンツ 15.4 スタック (Sub-1GHz および 2.4GHz) など各種独自システム、DMM (ダイナミック マルチプロトコル マネージャ)ドライバを使った同時マルチプロトコルをサポートしています。本デバイスは低消費電力のワイヤレス通信向けに最適化されており、高度なセキュリティ機能とオンチップのワイヤレス (OAD) 更新機能を備えています。本デバイスは、ビルディングのセキュリティシステム、HVAC、スマートメータ、医療、有線ネットワーク、携帯型電子機器、ホームシアター / エンターテインメント、ネットワーク接続周辺機器市場向けの長距離かつ信頼性の高い通信を可能にします。このデバイスの主な特長を以下に示します

- Arm® TrustZone® ベースのセキュア キー ストレージ、デバイス ID、トラステッド機能をサポート。
- DMMドライバを使用して、Sub-1GHzと2.4GHzの両方の同時マルチプロトコルをサポートするマルチバンドデバイス。
- SimpleLink LOWPOWER F2 ソフトウェア開発キット (SDK) で幅広いプロトコル スタックを柔軟にサポート。
- クラス最小の送信時消費電流 (Sub-1GHz で 64mA、2.4GHz で 101mA) を特長とする、内蔵の +20dBm 大電力アンプを使った長距離および 低消費電力アプリケーションの実現。

Copyright © 2024 Texas Instruments Incorporated

<sup>1</sup> サポートしているプロトコル規格、変調フォーマット、データレートの詳細については、RF コアを参照してください。

- Sub-1GHz で +14dBm (消費電流 24.9mA)、2.4GHz で +5dBm (9.6mA) の最大送信出力。
- ボタン型電池を使って 22mA の消費電流、+10dBm (2.4GHz 時) の出力で動作するように最適化。
- 0.98µA の小さいスタンバイ電流 (全 RAM 保持) により、ワイヤレス アプリケーションのバッテリ駆動時間を延長。
- 産業用温度に対応し、85℃で 5µA の最小スタンバイ電流。
- 高速ウェークアップ機能を備えたプログラマブルな自律型超低消費電力センサコントローラ CPU による高度なセンシング。たとえば、このセンサコントローラは、1µA のシステム電流で 1Hz の ADC サンプリングが可能です。
- 潜在的な放射線イベントによるデータ破損を防止する常時オン SRAM パリティを備え、低い SER (ソフト エラー レート) FIT (Failure-In-Time、故障率) により、産業用市場向けに中断のない長い動作寿命を実現。
- 柔軟性の高い低消費電力 RF トランシーバ機能を備えた専用のソフトウェア制御無線コントローラ (Arm® Cortex®-M0) により、複数の物理層および RF 規格をサポート。
- SimpleLink™ 長距離モードに対応する優れた無線感度 (-121dBm) と堅牢 (選択度、ブロッキング) 性能。

CC1354P10 デバイスは、SimpleLink™ MCU プラットフォームの一部です。本プラットフォームは、単一のコア SDK (ソフトウェア開発キット) と豊富なツール セットを備えた使いやすい共通の開発環境を共有する Wi-Fi®、Bluetooth Low Energy、Thread、Zigbee、Sub-1GHz MCU、およびホスト MCU で構成されています。SimpleLink™ プラットフォームの統合を 1 回行うだけで、どのようなデバイスの組み合わせでも、ポートフォリオから自分の設計に追加でき、設計の要件が変化した場合でも、コードを 100% 再利用することができます。詳細については、「SimpleLink MCU プラットフォーム」を参照してください。

ソフトウェアの互換性に加えて、マルチバンド ワイヤレス MCU は 7 × 7mm の QFN パッケージに封止済みで、352kB のフラッシュから 1MB のフラッシュまでのピン互換性があるので、設計のスケーラビリティを最大限に高めることができます。 テキサス・インスツルメンツ の Sub-1GHz ソリューションの詳細については、www.ti.com/sub1ghz を参照してください。

#### 製品情報

部品番号 <sup>(1)</sup>	パッケージ	本体サイズ (公称)
CC1354P106T0RGZ	VQFN (48)	7.00mm × 7.00mm
CC1354P106T0RSK	VQFN (64)	8.00mm × 8.00mm

(1) 提供中の全デバイスに関する最新の製品、パッケージ、および注文情報については、セクション 12 のパッケージ オプションに関する付録、またはテキサス・インスツルメンツの Web サイトを参照してください。



## 4機能ブロック図




図 4-1. CC1354P10 ブロック図

4



## **Table of Contents**

1	特長	.1	8.17 Zigbee
	アプリケーション		GHz (OQ
	概要		8.18 Timing
	<u>機能ブロック図</u>		8.19 Periph
	Revision History		8.20 Typica
	Device Comparison		9 Detailed De
	Terminal Configuration and Functions		9.1 Overvie
	7.1 Pin Diagram – RGZ Package (Top View)		9.2 System
	7.2 Signal Descriptions – RGZ Package		9.3 Radio (F
	7.3 Connections for Unused Pins and Modules –		9.4 Memory
	RGZ Package	.9	9.5 Sensor
	7.4 Pin Diagram – RSK Package (Top View)1	10	9.6 Cryptog
	7.5 Signal Descriptions – RSK Package		9.7 Timers
	7.6 Connection of Unused Pins and Module – RSK		9.8 Serial P
	Package1	13	9.9 Battery
8	Specifications1		9.10 µDMA
	8.1 Absolute Maximum Ratings	14	9.11 Debug
	8.2 ESD Ratings1	14	9.12 Power
	8.3 Recommended Operating Conditions1	14	9.13 Clock
	8.4 Power Supply and Modules	14	9.14 Netwo
	8.5 Power Consumption - Power Modes	16	10 Applicatio
	8.6 Power Consumption - Radio Modes	17	10.1 Refere
	8.7 Nonvolatile (Flash) Memory Characteristics	17	11 Device and
	8.8 Thermal Resistance Characteristics		11.1 Tools a
	8.9 RF Frequency Bands		11.2 Docum
	8.10 861 MHz to 1054 MHz - Receive (RX)		11.3 サポー
	8.11 861 MHz to 1054 MHz - Transmit (TX)	27	11.4 Traden
	8.12 861 MHz to 1054 MHz - PLL Phase Noise		11.5 静電気
	Wideband Mode2	28	11.6 用語集
	8.13 861 MHz to 1054 MHz - PLL Phase Noise		12 Mechanica
	Narrowband Mode2		Information
	8.14 Bluetooth Low Energy - Receive (RX)		12.1 Packa
	8.15 Bluetooth Low Energy - Transmit (TX)	33	
	8.16 Zigbee and Thread - IEEE 802.15.4-2006 2.4		
	GHz (OQPSK DSSS1:8, 250 kbps) - RX	34	

8.17 Zigbee and Thread - IEEE 802.15.4-2006 2.4	
GHz (OQPSK DSSS1:8, 250 kbps) - TX	
8.18 Timing and Switching Characteristics	
8.19 Peripheral Characteristics	
8.20 Typical Characteristics	
9 Detailed Description	
9.1 Overview	
9.2 System CPU	
9.3 Radio (RF Core)	62
9.4 Memory	65
9.5 Sensor Controller	66
9.6 Cryptography	67
9.7 Timers	
9.8 Serial Peripherals and I/O	70
9.9 Battery and Temperature Monitor	70
9.10 μDMA	70
9.11 Debug	
9.12 Power Management	72
9.13 Clock Systems	73
9.14 Network Processor	73
10 Application, Implementation, and Layout	74
10.1 Reference Designs	74
11 Device and Documentation Support	7 <mark>6</mark>
11.1 Tools and Software	
11.2 Documentation Support	79
<b>11.3</b> サポート・リソース	
11.4 Trademarks	
11.5 静電気放電に関する注意事項	
11.6 用語集	
12 Mechanical, Packaging, and Orderable	
Information	81
12.1 Packaging Information	

## **5 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

# Changes from June 20, 2023 to December 14, 2023 (from Revision A (June 2023) to Revision B (December 2023))

ייו	December 2023))	raye
•	RSK パッケージの暫定情報の脚注を削除。	1
•	Updated Device Comparison table	6
•	Updated graphs and tables on Typical characteristics	49
•	Added EnergyTrace information to セクション 9.11, <i>Debug</i>	70



## **6 Device Comparison**

				F	RADIC	SUP	PORT	Γ					RAM + Cache (kB) (kB)		PACKAGE SIZE					
Device	Sub-1 GHz Prop.	2.4GHz Prop.	Wireless M-Bus	mioty	Wi-SUN®	Sidewalk	Bluetooth® LE	ZigBee	Thread	Multiprotocol	+20 dBm PA	FLASH (kB)		GPIO	4 × 4 mm VQFN (24)	4 × 4 mm VQFN (32)	5 × 5 mm VQFN (32)	5 × 5 mm VQFN (40)	7 × 7 mm VQFN (48)	8 × 8 mm VQFN (64)
CC1310	<b>√</b>		√	V								32-128	16-20 + 8	10-30		√	<b>√</b>		√	
CC1311R3	√		√	√								352	32 + 8	22-30				1	√	
CC1311P3	√		√	√							<b>√</b>	352	32 + 8	26					√	
CC1312R	<b>√</b>		√	V	<b>√</b>							352	80 + 8	30					<b>√</b>	
CC1312R7	√		√	√	√	√				√		704	144 + 8	30					1	
CC1314R10	√		√	√	√	√				√		1024	256 + 8	30-46					√	$\checkmark$
CC1352R	√	√	√	√	√		√	√	√	√		352	80 + 8	28					√	
CC1354R10	√	√	√	√	√		√	√	√	√		1024	256 + 8	28-42					√	√
CC1352P	√	√	√	√	√		√	√	√	√	1	352	80 + 8	26					√	
CC1352P7	<b>√</b>	√	√	V	<b>√</b>	√	1	√	1	√	1	704	144 + 8	26					√	
CC1354P10	√	√	√	√	√	√	1	√	1	√	<b>√</b>	1024	256 + 8	26-42					√	√
CC2340R5 <sup>(1)</sup>		√					1	√	1			512	36	12-26	1			1		
CC2640R2F							1					128	20 + 8	10-31		√	√		<b>V</b>	
CC2642R							1					352	80 + 8	31					√	
CC2642R-Q1							1					352	80 + 8	31					√	
CC2651R3		√					1	√				352	32 + 8	23-31				1	√	
CC2651P3		√					1	√			<b>√</b>	352	32 + 8	22-26				1	<b>V</b>	
CC2652R		<b>√</b>					1	√	1	√		352	80 + 8	31					<b>V</b>	
CC2652RB		√					√	√	√	√		352	80 + 8	31					√	
CC2652R7		√					√	√	√	√		704	144 + 8	31					√	
CC2652P		√					√	√	1	√	1	352	80 + 8	26					√	
CC2652P7		<b>√</b>					√	√	√	√	1	704	144 + 8	26					<b>V</b>	
CC2674R10		<b>V</b>					√	√	√	√		1024	256 + 8	31-45					√	V
CC2674P10		1					√	√	√	√	1	1024	256 + 8	26-45					√	√

<sup>(1)</sup> ZigBee and Thread support enabled by future software update



## 7 Terminal Configuration and Functions

#### 7.1 Pin Diagram - RGZ Package (Top View)




図 7-1. RGZ (7 mm × 7 mm) Pinout, 0.5 mm Pitch (Top View)

The following I/O pins marked in **図 7-1** in **bold** have high-drive capabilities:

- Pin 10, DIO 5
- Pin 11, DIO 6
- Pin 12, DIO 7
- Pin 24, JTAG TMSC
- Pin 26, DIO\_16
- Pin 27, DIO 17

The following I/O pins marked in **I** 7-1 in *italics* have analog capabilities:

- Pin 36, DIO 23
- Pin 37, DIO\_24
- Pin 38, DIO 25
- Pin 39, DIO 26
- Pin 40, DIO\_27
- Pin 41, DIO\_28
- Pin 42, DIO\_29
- Pin 43, DIO 30



## 7.2 Signal Descriptions - RGZ Package

表 7-1. Signal Descriptions – RGZ Package

PIN		1/0	TVDE	DESCRIPTION			
NAME	NO.	I/O	TYPE	DESCRIPTION			
DCDC_SW	33	_	Power	Output from internal DC/DC converter <sup>(1)</sup>			
DCOUPL	23	_	Power	For decoupling of internal 1.27 V regulated digital-supply (2)			
DIO_5	10	I/O	Digital	GPIO, high-drive capability			
DIO_6	11	I/O	Digital	GPIO, high-drive capability			
DIO_7	12	I/O	Digital	GPIO, high-drive capability			
DIO_8	14	I/O	Digital	GPIO			
DIO_9	15	I/O	Digital	GPIO			
DIO_10	16	I/O	Digital	GPIO			
DIO_11	17	I/O	Digital	GPIO			
DIO_12	18	I/O	Digital	GPIO			
DIO_13	19	I/O	Digital	GPIO			
DIO_14	20	I/O	Digital	GPIO			
DIO_15	21	I/O	Digital	GPIO			
DIO_16	26	I/O	Digital	GPIO, JTAG_TDO, high-drive capability			
DIO_17	27	I/O	Digital	GPIO, JTAG_TDI, high-drive capability			
DIO_18	28	I/O	Digital	GPIO			
DIO_19	29	I/O	Digital	GPIO			
DIO_20	30	I/O	Digital	GPIO			
DIO_21	31	I/O	Digital	GPIO			
DIO_22	32	I/O	Digital	GPIO			
DIO_23	36	I/O	Digital or Analog	GPIO, analog capability			
DIO_24	37	I/O	Digital or Analog	GPIO, analog capability			
DIO_25	38	I/O	Digital or Analog	GPIO, analog capability			
DIO_26	39	I/O	Digital or Analog	GPIO, analog capability			
DIO_27	40	I/O	Digital or Analog	GPIO, analog capability			
DIO_28	41	I/O	Digital or Analog	GPIO, analog capability			
DIO_29	42	I/O	Digital or Analog	GPIO, analog capability			
DIO_30	43	I/O	Digital or Analog	GPIO, analog capability			
EGP	_	_	GND	Ground – exposed ground pad <sup>(3)</sup>			
JTAG_TMSC	24	I/O	Digital	JTAG TMSC, high-drive capability			
JTAG_TCKC	25	I	Digital	JTAG TCKC			
RESET_N	35	I	Digital	Reset, active low. No internal pullup resistor			
RF_P_2_4GHZ	1	_	RF	Positive 2.4 GHz RF input signal to LNA during RX Positive 2.4 GHz RF output signal from PA during TX			
RF_N_2_4GHZ	2	_	RF	Negative 2.4 GHz RF input signal to LNA during RX Negative 2.4 GHz RF output signal from PA during TX			
RF_P_SUB_1GHZ	3	_	RF	Positive Sub-1 GHz RF input signal to LNA during RX Positive Sub-1 GHz RF output signal from PA during TX			
RF_N_SUB_1GHZ	4	_	RF	Negative Sub-1 GHz RF input signal to LNA during RX Negative Sub-1 GHz RF output signal from PA during TX			
RX_TX	7	_	RF	Optional bias pin for the RF LNA			
TX_20DBM_P	5	_	RF	Positive Sub-1 GHz or 2.4 GHz high-power TX signal			
TX_20DBM_N	6	_	RF	Negative Sub-1 GHz or 2.4 GHz high-power TX signal			

表 7-1. Signal Descriptions – RGZ Package (続き)

A 7-1. Gighti Descriptions - NGE I dende (MLC)								
PIN		I/O	TYPE	DESCRIPTION				
NAME	NO.	1/0	ITPE	DESCRIPTION				
VDDR	45	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO <sup>(2)</sup> (4) (6)				
VDDR_RF	48	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO <sup>(2)</sup> (5) (6)				
VDDS	44	_	Power	1.8 V to 3.8 V main chip supply <sup>(1)</sup>				
VDDS2	13	_	Power	1.8 V to 3.8 V DIO supply <sup>(1)</sup>				
VDDS3	22	_	Power	1.8 V to 3.8 V DIO supply <sup>(1)</sup>				
VDDS_DCDC	34	_	Power	1.8 V to 3.8 V DC/DC converter supply				
X48M_N	46	_	Analog	48 MHz crystal oscillator pin N				
X48M_P	47	_	Analog	48 MHz crystal oscillator pin P				
X32K_Q1	8	_	Analog	32 kHz crystal oscillator pin 1				
X32K_Q2	9	_	Analog	32 kHz crystal oscillator pin 2				

- (1) For more details, see technical reference manual listed in セクション 11.2.
- (2) Do not supply external circuitry from this pin.
- (3) EGP is the only ground connection for the device. Good electrical connection to device ground on printed circuit board (PCB) is imperative for proper device operation.
- (4) If internal DC/DC converter is not used, this pin is supplied internally from the main LDO.
- (5) If internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the main LDO.
- (6) Output from internal DC/DC and LDO is trimmed to 1.68 V.

## 7.3 Connections for Unused Pins and Modules - RGZ Package

表 7-2. Connections for Unused Pins - RGZ Package

FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE <sup>(1)</sup>	PREFERRED PRACTICE <sup>(1)</sup>	
GPIO	DIO_n	10–12 14–21 26–32 36–43	NC or GND	NC	
32.768 kHz crystal	X32K_Q1		NC or GND	NC	
32.700 Ki iz Ciystai	X32K_Q2	9	INC OF GIND	NO	
DC/DC converter <sup>(2)</sup>	DCDC_SW	33	NC	NC	
DO/DO CONVENIENCE	VDDS_DCDC	34	VDDS	VDDS	

<sup>(1)</sup> NC = No connect

When the DC/DC converter is not used, the inductor between DCDC\_SW and VDDR can be removed. VDDR and VDDR\_RF must still be connected and the 22 µF DCDC capacitor must be kept on the VDDR net.



#### 7.4 Pin Diagram - RSK Package (Top View)




図 7-2. RSK (8 mm × 8 mm) Pinout, 0.4 mm Pitch (Top View)

The following I/O pins marked in ⊠ 7-2 in **bold** have high-drive capabilities:

- Pin 14, DIO 5
- Pin 15, DIO 6
- Pin 16, DIO 7
- Pin 32, JTAG TMSC
- Pin 34, DIO\_16
- Pin 35, DIO 17

The following I/O pins marked in  $\boxtimes$  7-2 in *italics* have analog capabilities:

- Pin 50, DIO 23
- Pin 51, DIO\_24
- Pin 52, DIO 25
- Pin 53, DIO\_26
- Pin 54, DIO\_27
- Pin 55, DIO\_28
- Pin 56, DIO\_29
- Pin 57, DIO\_30

## 7.5 Signal Descriptions – RSK Package

## 表 7-3. Signal Descriptions - RSK Package

表 7-3. Signal Descriptions - RSK Package							
NAME	NO.	I/O	TYPE	DESCRIPTION			
DCDC_SW	47	_	Power	Output from internal DC/DC converter <sup>(1)</sup>			
DCOUPL	31	_	Power	For decoupling of internal 1.27 V regulated digital-supply (2)			
DIO_3	12	I/O	Digital	GPIO			
DIO_4	13	I/O	Digital	GPIO			
DIO_5	14	I/O	Digital	GPIO, high-drive capability			
DIO_6	15	I/O	Digital	GPIO, high-drive capability			
DIO_7	16	I/O	Digital	GPIO, high-drive capability			
DIO_8	18	I/O	Digital	GPIO			
DIO_9	19	I/O	Digital	GPIO			
DIO_10	20	I/O	Digital	GPIO			
DIO_11	21	I/O	Digital	GPIO			
DIO_12	26	I/O	Digital	GPIO			
DIO_13	27	I/O	Digital	GPIO			
DIO_14	28	I/O	Digital	GPIO			
DIO_15	29	I/O	Digital	GPIO			
DIO_16	34	I/O	Digital	GPIO, JTAG_TDO, high-drive capability			
DIO_17	35	I/O	Digital	GPIO, JTAG_TDI, high-drive capability			
DIO_18	36	I/O	Digital	GPIO			
DIO_19	37	I/O	Digital	GPIO			
DIO_20	38	I/O	Digital	GPIO			
DIO_21	39	I/O	Digital	GPIO			
DIO_22	40	I/O	Digital	GPIO			
DIO_23	50	I/O	Digital or Analog	GPIO, analog capability			
DIO_24	51	I/O	Digital or Analog	GPIO, analog capability			
DIO_25	52	I/O	Digital or Analog	GPIO, analog capability			
DIO_26	53	I/O	Digital or Analog	GPIO, analog capability			
DIO_27	54	I/O	Digital or Analog	GPIO, analog capability			
DIO_28	55	I/O	Digital or Analog	GPIO, analog capability			
DIO_29	56	I/O	Digital or Analog	GPIO, analog capability			
DIO_30	57	I/O	Digital	GPIO, analog capability			
DIO_34	10	I/O	Digital	GPIO			
DIO_35	11	I/O	Digital	GPIO			
DIO_36	22	I/O	Digital	GPIO			
DIO_37	23	I/O	Digital	GPIO			
DIO_38	24	I/O	Digital	GPIO			
DIO_39	25	I/O	Digital	GPIO			
DIO_40	41	I/O	Digital	GPIO			
DIO_41	42	I/O	Digital	GPIO			
DIO_42	43	I/O	Digital	GPIO			
DIO_43	44	I/O	Digital	GPIO			
DIO_44	45	I/O	Digital	GPIO			
DIO_45	46	I/O	Digital	GPIO			



## 表 7-3. Signal Descriptions – RSK Package (続き)

PIN				DESCRIPTION
NAME	NO.	I/O	TYPE	DESCRIPTION
DIO_46	58	I/O	Digital	GPIO
DIO_47	59	I/O	Digital	GPIO
EGP	_	_	GND	Ground – exposed ground pad <sup>(3)</sup>
JTAG_TMSC	32	I/O	Digital	JTAG TMSC, high-drive capability
JTAG_TCKC	33	I	Digital	JTAG TCKC
RESET_N	49	I	Digital	Reset, active low. No internal pullup resistor
RF_P_2_4GHZ	1	_	RF	Positive 2.4 GHz RF input signal to LNA during RX Positive 2.4 GHz RF output signal from PA during TX
RF_N_2_4GHZ	2	_	RF	Negative 2.4 GHz RF input signal to LNA during RX Negative 2.4 GHz RF output signal from PA during TX
RF_P_SUB_1GHZ	3	_	RF	Positive Sub-1 GHz RF input signal to LNA during RX Positive Sub-1 GHz RF output signal from PA during TX
RF_N_SUB_1GHZ	4	_	RF	Negative Sub-1 GHz RF input signal to LNA during RX Negative Sub-1 GHz RF output signal from PA during TX
RX_TX	7	_	RF	Optional bias pin for the RF LNA
TX_20DBM_P	5	_	RF	Positive Sub-1 GHz or 2.4 GHz high-power TX signal
TX_20DBM_N	6	_	RF	Negative Sub-1 GHz or 2.4 GHz high-power TX signal
VDDR	61	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO <sup>(2)</sup> (4) (6)
VDDR_RF	64	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO <sup>(2)</sup> (5) (6)
VDDS	60	_	Power	1.8 V to 3.8 V main chip supply <sup>(1)</sup>
VDDS2	17	_	Power	1.8 V to 3.8 V DIO supply <sup>(1)</sup>
VDDS3	30	_	Power	1.8 V to 3.8 V DIO supply <sup>(1)</sup>
VDDS_DCDC	48	_	Power	1.8 V to 3.8 V DC/DC converter supply
X48M_N	62	_	Analog	48 MHz crystal oscillator pin N
X48M_P	63	_	Analog	48 MHz crystal oscillator pin P
X32K_Q1	8	_	Analog	32 kHz crystal oscillator pin 1
X32K_Q2	9	_	Analog	32 kHz crystal oscillator pin 2

- (1) For more details, see technical reference manual listed in セクション 11.2.
- (2) Do not supply external circuitry from this pin.
- (3) EGP is the only ground connection for the device. Good electrical connection to device ground on printed circuit board (PCB) is imperative for proper device operation.
- (4) If internal DC/DC converter is not used, this pin is supplied internally from the main LDO.
- (5) If internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the main LDO.
- (6) Output from internal DC/DC and LDO is trimmed to 1.68 V.

English Data Sheet: SWRS267

## 7.6 Connection of Unused Pins and Module – RSK Package

#### 表 7-4. Connections for Unused Pins - RSK Package

gar in connections for chacour me trongs								
SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE(1)	PREFERRED PRACTICE(1)					
DIO_n	10–12 14–21 26–32 36–43	NC or GND	NC					
X32K_Q1	8	NC or GND	NC					
X32K_Q2	9	INC OF GIND	NC NC					
DCDC_SW	47	NC	NC					
VDDS_DCDC	48	VDDS	VDDS					
	DIO_n  X32K_Q1  X32K_Q2  DCDC_SW	DIO_n	DIO_n     10-12 14-21 26-32 36-43     NC or GND       X32K_Q1     8 X32K_Q2     NC or GND       DCDC_SW     47     NC					

<sup>(1)</sup> NC = No connect

13

<sup>(2)</sup> When the DC/DC converter is not used, the inductor between DCDC\_SW and VDDR can be removed. VDDR and VDDR\_RF must still be connected and the 22 μF DCDC capacitor must be kept on the VDDR net.



## 8 Specifications

#### 8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1) (2)

			MIN	MAX	UNIT
VDDS <sup>(3)</sup>	Supply voltage		-0.3	4.1	V
	Voltage on any digital pin	(4) (5)	-0.3	VDDS + 0.3, max 4.1	V
	Voltage on crystal oscillat	or pins, X32K_Q1, X32K_Q2, X48M_N and X48M_P	-0.3	VDDR + 0.3, max 2.25	V
	Voltage on ADC input	Voltage scaling enabled	-0.3	VDDS	
V <sub>in</sub>		Voltage scaling disabled, internal reference	-0.3	1.49	V
		Voltage scaling disabled, VDDS as reference	-0.3	VDDS / 2.9	
	Input level, Sub-1 GHz RI	pins		10	dBm
	Input level, 2.4 GHz RF p	ins		5	dBm
T <sub>stg</sub>	Storage temperature		-40	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 8.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS001 <sup>(1)</sup>	All pins	±2000	V
V <sub>ESD</sub>	Liectiostatic discharge	Charged device model (CDM), per JESD22-C101 <sup>(2)</sup>	All pins	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

## 8.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

MIN	MAX	UNIT
-40	105	°C
1.8	3.8	V
-1 GHz power amplifier 2.1	3.8	V
0	100	mV/μs
0	20	mV/μs
	-40 1.8	-40 105 1.8 3.8 0-1 GHz power amplifier 2.1 3.8 0 100

<sup>(1)</sup> Operation at or near maximum operating temperature for extended durations will result in lifetime reduction.

#### 8.4 Power Supply and Modules

Over operating free-air temperature range (unless otherwise noted).

資料に関するフィードバック(ご意見やお問い合わせ) を送信

PARAMETER		MIN	TYP MAX	UNIT
VDDS Power-on-Reset (POR) threshold		1.1 -	1.55	V
VDDS Brown-out Detector (BOD) (1)	Rising threshold		1.77	V
VDDS Brown-out Detector (BOD), before initial boot (2)	Rising threshold		1.70	V
VDDS Brown-out Detector (BOD) (1)	Falling threshold		1.75	V

(1) For boost mode (VDDR =1.95 V), TI drivers software initialization will trim VDDS BOD limits to maximum (approximately 2.0 V).

<sup>2)</sup> All voltage values are with respect to ground, unless otherwise noted.

<sup>(3)</sup> VDDS\_DCDC, VDDS2 and VDDS3 must be at the same potential as VDDS.

<sup>4)</sup> Including analog capable DIOs.

<sup>(5)</sup> Injection current is not supported on any GPIO pin.

<sup>(2)</sup> JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> For small coin-cell batteries, with high worst-case end-of-life equivalent source resistance, a 22 μF VDDS input capacitor must be used to ensure compliance with this slew rate.



(2) Brown-out Detector is trimmed at initial boot, value is kept until device is reset by a POR reset or the RESET\_N pin.

15



## 8.5 Power Consumption - Power Modes

When measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.6 V with DC/DC enabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Core Curre	ent Consumption			
	Reset and Shutdown	Reset. RESET_N pin asserted or VDDS below power-on-reset threshold	150	nA
	Reset and Shutdown	Shutdown. No clocks running, no retention	171	IIA
		RTC running, CPU, 256 kB RAM and (partial) register retention.  RCOSC_LF	0.98	μА
	Standby	RTC running, CPU, 128 kB RAM and (partial) register retention. RCOSC_LF	0.88	μΑ
	without cache retention	RTC running, CPU, 256 kB RAM and (partial) register retention XOSC_LF	1.08	μΑ
		RTC running, CPU, 128 kB RAM and (partial) register retention XOSC_LF	0.99	μΑ
I <sub>core</sub>		RTC running, CPU, 256 kB RAM and (partial) register retention. RCOSC_LF	2.24	μΑ
·core	Standby	RTC running, CPU, 128 kB RAM and (partial) register retention. RCOSC_LF	2.16	μΑ
	with cache retention	RTC running, CPU, 256 kB RAM and (partial) register retention. XOSC_LF	2.34	μA
		RTC running, CPU, 128 kB RAM and (partial) register retention. XOSC_LF	2.25	μΑ
	Idle	Supply Systems and RAM powered RCOSC_HF	635	μA
	Active	MCU running CoreMark at 48 MHz with parity enabled RCOSC_HF	3.5	mA
		MCU running CoreMark at 48 MHz with parity disabled RCOSC_HF	3.4	mA
Peripheral	Current Consumption			
	Peripheral power domain	Delta current with domain enabled	62.4	
	Serial power domain	Delta current with domain enabled	5.83	
	RF Core	Delta current with power domain enabled, clock enabled, RF core idle	102.0	
	μDMA	Delta current with clock enabled, module is idle	58.0	
	Timers	Delta current with clock enabled, module is idle <sup>(3)</sup>	97.2	
I <sub>peri</sub>	I2C	Delta current with clock enabled, module is idle	9.8	μΑ
	I2S	Delta current with clock enabled, module is idle	22.2	
	SPI	Delta current with clock enabled, module is idle <sup>(2)</sup>	55.8	
	UART	Delta current with clock enabled, module is idle <sup>(1)</sup>	114.2	
	CRYPTO (AES)	Delta current with clock enabled, module is idle	15.5	
	PKA	Delta current with clock enabled, module is idle	66.6	
	TRNG	Delta current with clock enabled, module is idle	21.0	
Sensor Co	ntroller Engine Consumption			
	Active mode	24 MHz, infinite loop, V <sub>DDS</sub> = 3.0 V	849	_
I <sub>SCE</sub>	Low-power mode	2 MHz, infinite loop, V <sub>DDS</sub> = 3.0 V	32	uA

- (1)
- (2)
- Only one UART running Only one SPI running Only one GPTimer running

## 8.6 Power Consumption - Radio Modes

When measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.6 V with DC/DC enabled unless otherwise noted.

High power PA connected to  $V_{DDS}$  unless otherwise noted.

Using boost mode (increasing VDDR up to 1.95 V), will increase system current by 15% (does not apply to TX +14 dBm setting where this current is already included).

Relevant I<sub>core</sub> and I<sub>peri</sub> currents are included in below numbers.

	PARAMETER	TEST CONDITIONS	TYP	UNIT
I <sub>radio</sub>	Radio receive current, 868 MHz		5.8	mA
I <sub>radio</sub>	Radio receive current, 2.44 GHz (BLE)	V <sub>DDS</sub> = 3.0 V	6.9	mA
	Radio transmit current Sub-1 GHz PA	0 dBm output power setting 868 MHz	9.5	mA
I <sub>radio</sub>	Radio transmit current Sub-1 GHz PA	+10 dBm output power setting 868 MHz	14.1	mA
	Radio transmit current Sub-1 GHz PA	+14 dBm output power setting 868 MHz	25.8	mA
	Radio transmit current 2.4 GHz PA (BLE)	0 dBm output power setting, V <sub>DDS</sub> = 3.0 V	7.1	mA
I <sub>radio</sub>	Radio transmit current 2.4 GHz PA (BLE)	+5 dBm output power setting 2440 MHz, V <sub>DDS</sub> = 3.0 V	9.6	mA
I <sub>radio</sub>	Radio transmit current High-power PA	Transmit (TX), +20 dBm output power setting 915 MHz, VDDS = 3.3 V	69	mA

#### 8.7 Nonvolatile (Flash) Memory Characteristics

Over operating free-air temperature range and V<sub>DDS</sub> = 3.0 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Flash sector size			2		kB
Supported flash erase cycles before failure, full bank <sup>(1) (5)</sup>		30			k Cycles
Supported flash erase cycles before failure, single sector <sup>(2)</sup>		60			k Cycles
Maximum number of write operations per row before sector erase <sup>(3)</sup>				83	Write Operations
Flash retention	105 °C	11.4			Years
Flash sector erase current	Average delta current		0.3		mA
Flash sector erase time <sup>(4)</sup>	Zero cycles		2.1		ms
Flash sector erase time (*)	30k cycles			4000	ms
Flash write current	Average delta current, 16 bytes at a time		3.0		mA
Flash write time <sup>(4)</sup>	16 bytes at a time		21.4		μs

- (1) A full bank erase is counted as a single erase cycle on each sector.
- (2) Up to 4 customer-designated sectors can be individually erased an additional 30k times beyond the baseline bank limitation of 30k cycles.
- (3) Each wordline is 2048 bits (or 256 bytes) wide. This limitation corresponds to sequential memory writes of 4 (3.1) bytes minimum per write over a whole wordline. If additional writes to the same wordline are required, a sector erase is required once the maximum number of write operations per row is reached.
- (4) This number is dependent on Flash aging and increases over time and erase cycles.
- (5) Aborting flash during erase or program modes is not a safe operation.

## 8.8 Thermal Resistance Characteristics

	THERMAL METRIC <sup>(1)</sup> (3)	PACKAGE  RGZ (VQFN)  48 PINS	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	23.4	°C/W <sup>(2)</sup>
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	13.3	°C/W <sup>(2)</sup>
$R_{\theta JB}$	Junction-to-board thermal resistance	8.0	°C/W <sup>(2)</sup>

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

17



		PACKAGE	
	THERMAL METRIC <sup>(1) (3)</sup>	RGZ (VQFN)	UNIT
		48 PINS	
Ψлт	Junction-to-top characterization parameter	0.1	°C/W <sup>(2)</sup>
ΨЈВ	Junction-to-board characterization parameter	7.9	°C/W <sup>(2)</sup>
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.7	°C/W <sup>(2)</sup>

- (1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.
- (2) °C/W = degrees Celsius per watt.
- (3) RSK data is pending

## 8.9 RF Frequency Bands

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP	MAX	UNIT
	2360		2500	
	1076		1315	
Eroqueney handa	861		1054	MHz
Frequency bands	431		527	IVITZ
	359		439	
	287	-	351	



Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

are performed conducted.				
PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
General Parameters				
Digital channel filter programmable receive bandwidth		4	4000	kHz
Data rate step size			1.5	bps
Spurious emissions 25 MHz to 1 GHz	868 MHz		< -57	dBm
Spurious emissions 1 GHz to 13 GHz	Conducted emissions measured according to ETSI EN 300 220		< -47	dBm
Wi-SUN, 50 kbps, ±12.5 kHz deviation, 2-0	FSK, 78 kHz RX BW, #1a			
Sensitivity	MRFSK, 866.6 MHz, 10% PER, 250 byte payload		-106	dBm
Saturation limit	10% PER, 250 byte payload, 866.6 MHz		10	dBm
Selectivity, +100 kHz			33	dB
Selectivity, -100 kHz	10% PER, 250 byte payload, 866.6 MHz. Wanted signal 3 dB		31	dB
Selectivity, +200 kHz	above sensitivity level.		38	dB
Selectivity, -200 kHz		,	37	dB
RSSI dynamic range	Starting from the sensitivity limit	,	93	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range		±3	dB
Wi-SUN, 50 kbps, ±25 kHz deviation, 2-GF	SK, 100 kHz RX BW, #1b			
Sensitivity	MRFSK, 918.2 MHz, 10% PER, 250 byte payload		-106	dBm
Saturation limit	10% PER, 250 byte payload, 918.2 MHz		10	dBm
Selectivity, +200 kHz			37	dB
Selectivity, -200 kHz	10% PER, 250 byte payload, 918.2 MHz. Wanted signal 3 dB		35	dB
Selectivity, +400 kHz	above sensitivity level.		42	dB
Selectivity, -400 kHz	·		41	dB
RSSI dynamic range	Starting from the sensitivity limit		95	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range		±3	dB
Wi-SUN, 100 kbps, ±25 kHz deviation, 2-G				
Sensitivity	MRFSK, 866.6 MHz, 10% PER, 250 byte payload		-103	dBm
Saturation limit	10% PER, 250 byte payload, 866.6 MHz		10	dBm
Selectivity, +200 kHz			40	dB
Selectivity, -200 kHz	10% PER, 250 byte payload, 866.6 MHz. Wanted signal 3 dB		38	dB
Selectivity, +400 kHz	above sensitivity level.		46	dB
Selectivity, -400 kHz	-	,	44	dB
RSSI dynamic range	Starting from the sensitivity limit	,	95	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range		±3	dB
Wi-SUN, 100 kbps, ±50 kHz deviation, 2-G	1 - 1			
Sensitivity	MRFSK, 920.9 MHz, 10% PER, 250 byte payload		-102	dBm
Saturation limit	10% PER, 250 byte payload, 920.9 MHz		10	dBm
Selectivity, +400 kHz			42	dB
Selectivity, -400 kHz	10% PER, 250 byte payload, 920.9 MHz. Wanted signal 3 dB		39	dB
Selectivity, +800 kHz	above sensitivity level, modulated blocker.		52	dB
Selectivity, -800 kHz	-		46	dB
RSSI dynamic range	Starting from the sensitivity limit		91	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range		±3	dB
Wi-SUN, 150 kbps, ±37.5 kHz deviation, 2-				
Sensitivity	MRFSK, 918.4 MHz, 10% PER, 250 byte payload		-99	dBm
Saturation limit	10% PER, 250 byte payload, 918.4 MHz		10	dBm
Catalation mint	10701 E11, 200 Byto payload, 310.4 WILL		10	abiii



Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Selectivity, +400 kHz		41		dB
Selectivity, -400 kHz	10% PER, 250 byte payload, 918.4 MHz. Wanted signal 3 dB	39		dB
Selectivity, +800 kHz	above sensitivity level.	50		dB
Selectivity, -800 kHz		46		dB
RSSI dynamic range	Starting from the sensitivity limit	86		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
Wi-SUN, 200 kbps, ±50 kHz devia	ation, 2-GFSK, 335 kHz RX BW, #4a			
Sensitivity	MRFSK, 918.4 MHz, 10% PER, 250 byte payload	-99		dBm
Saturation limit	10% PER, 250 byte payload, 918.4 MHz	10		dBm
Selectivity, +400 kHz		42		dB
Selectivity, -400 kHz	10% PER, 250 byte payload, 918.4 MHz. Wanted signal 3 dB	40		dB
Selectivity, +800 kHz	above sensitivity level.	51		dB
Selectivity, -800 kHz		47		dB
RSSI dynamic range	Starting from the sensitivity limit	91		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
Wi-SUN, 200 kbps, ±100 kHz dev	iation, 2-GFSK, 416 kHz RX BW, #4b			
Sensitivity	MRFSK, 920.8 MHz, 10% PER, 250 byte payload	-98		dBm
Saturation limit	10% PER, 250 byte payload, 920.8 MHz	10		dBm
Selectivity, +600 kHz		46		dB
Selectivity, -600 kHz	10% PER, 250 byte payload, 920.8 MHz. Wanted signal 3 dB	43		dB
Selectivity, +1200 kHz	above sensitivity level, modulated blocker.	54		dB
Selectivity, -1200 kHz		51		dB
RSSI dynamic range	Starting from the sensitivity limit	±3  -99  10  42  40  51  47  91  ±3  -98  10  46  43  54  51  86  ±3  -97  10  42  37  51  40  86  ±3  -113		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
Wi-SUN, 300 kbps, ±75 kHz devia	ation, 2-GFSK, 496 kHz RX BW, #5			
Sensitivity	MRFSK, 917.6 MHz, 10% PER, 250 byte payload	-97		dBm
Saturation limit	10% PER, 250 byte payload, 917.6 MHz	10		dBm
Selectivity, +600 kHz		42		dB
Selectivity, -600 kHz	10% PER, 250 byte payload, 917.6 MHz. Wanted signal 3 dB	37		dB
Selectivity, +1200 kHz	above sensitivity level.	51		dB
Selectivity, -1200 kHz		40		dB
RSSI dynamic range	Starting from the sensitivity limit	86		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
802.15.4-2020, 10 kbps, 2-FSK, 2	6 kHz RX BW, Mode #1a			
Sensitivity	FSK, 915.0 MHz, 20 byte PSDU < 10% PER	-113		dBm
Sensitivity	FSK, 868.3 MHz, 20 byte PSDU < 10% PER	-113		dBm
Saturation limit	PSDU length 20 octets; PER < 10%, 868.3 MHz	10		dBm

Product Folder Links: CC1354P10

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

are performed conducted.				
PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Selectivity, +50 kHz		36		dB
Selectivity, -50 kHz		36		dB
Selectivity, +100 kHz		40		dB
Selectivity, -100 kHz		39		dB
Selectivity, +200 kHz		44		dB
Selectivity, -200 kHz		37		dB
Blocking, +1 MHz	DSDLLlangth 20 catata, DED < 400/, 969 2 MHz	60		dB
Blocking, -1 MHz	PSDU length 20 octets; PER < 10%, 868.3 MHz	59		dB
Blocking, +2 MHz		64		dB
Blocking, -2 MHz		64		dB
Blocking, +5 MHz		75		dB
Blocking, -5 MHz		74		dB
Blocking, +10 MHz	_	79		dB
Blocking, -10 MHz	_	79		dB
Selectivity, +50 kHz		35		dB
Selectivity, -50 kHz	_	35		dB
Selectivity, +100 kHz	_	39		dB
•	_			
Selectivity, -100 kHz	_	38		dB
Selectivity, +200 kHz		44		dB
Selectivity, -200 kHz	PSDU length 20 octets; PER < 10%, 868.3 MHz. Wanted signal 3 dB above sensitivity level.	44		dB
Blocking, +1 MHz		58		dB
Blocking, -1 MHz		58		dB
Blocking, +2 MHz		62		dB
Blocking, -2 MHz		63		dB
Blocking, +5 MHz		74		dB
Blocking, -5 MHz		74		dB
Blocking, +10 MHz		73		dB
Blocking, -10 MHz		78		dB
Blocking + 5% Fc. (45.75 MHz)	10% PER, 20 byte payload, 866.6 MHz 802.15.4g mandatory	-15		dBm
Blocking - 5% Fc. (-45.75 MHz)	mode, wanted signal -94 dBm. 3 dB above usable sensitivity limit	-15		dBm
Image rejection (image compensation enabled)	according to ETSI EN 300 220 V3.1.1 (usable sensitivity -97 dBm). Limit is Cat 1.5 requirement.	39		dB
Image rejection (image compensation enabled)	PSDU length 20 octets; PER < 10%, 868.3 MHz	39		dB
RSSI dynamic range	Starting from the sensitivity limit	100		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
Frequency error tolerance (ppm)	10% PER, 20 byte payload, measured at 10 dB above sensitivity level. Negative offset	-12		ppm
Frequency error tolerance (ppm)	10% PER, 20 byte payload, measured at 10 dB above sensitivity level. Positive offset	12		ppm
Symbol rate error tolerance (ppm)	10% PER, 20 byte payload, measured at 10 dB above sensitivity level.  Negative offset	-1000		ppm
Symbol rate error tolerance (ppm)	1% BER, measured at 10 dB above sensitivity level Positive offset	1000		ppm
802.15.4-2020, 20 kbps, 2-FSK, 52 kHz R	X BW, Mode #1b			
Sensitivity	FSK, 20 kbps, ±10 kHz deviation, 2-GFSK, 915.0 MHz, 52 kHz RX BW, 20 byte PSDU < 10% PER	-110		dBm

21



Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP MA	X UNIT
Sensitivity	FSK, 20 kbps, ±10 kHz deviation, 2-GFSK, 868.3 MHz, 52 kHz RX BW, 20 byte PSDU < 10% PER	-110	dBm
Saturation limit	20 byte PSDU < 10% PER, 868.3 MHz	10	dBm
Selectivity, +100 kHz		38	dB
Selectivity, -100 kHz		36	dB
Selectivity, +200 kHz		44	dB
Selectivity, -200 kHz		42	dB
Selectivity, +400 kHz		49	dB
Selectivity, -400 kHz		44	dB
Blocking, +1 MHz	00 h.t. DCDU 4400/ DED 000 2 MU-	58	dB
Blocking, -1 MHz	20 byte PSDU < 10% PER, 868.3 MHz	54	dB
Blocking, -2 MHz		61	dB
Blocking, +2 MHz		61	dB
Blocking, -5 MHz		70	dB
Blocking, +5 MHz		70	dB
Blocking, -10 MHz		75	dB
Blocking, +10 MHz		76	dB
Selectivity, +100 kHz		36	dB
Selectivity, -100 kHz		34	dB
Selectivity, +200 kHz		42	dB
Selectivity, -200 kHz		41	dB
Selectivity, +400 kHz		47	dB
Selectivity, -400 kHz		46	dB
Blocking, +1 MHz	20 byte PSDU < 10% PER, 868.3 MHz. Wanted signal 3 dB	56	dB
Blocking, -1 MHz	above sensitivity level.	55	dB
Blocking, +2 MHz		61	dB
Blocking, -2 MHz		61	dB
Blocking, +5 MHz		71	dB
Blocking, -5 MHz		70	dB
Blocking, +10 MHz		75	dB
Blocking, -10 MHz		75	dB
Blocking + 5% Fc. (45.75 MHz)	20 byte PSDU < 10% PER, 866.6 MHz, wanted signal -94 dBm.	-13	dBm
Blocking - 5% Fc. (-45.75 MHz)	3 dB above usable sensitivity limit according to ETSI EN 300 220 V3.1.1 (usable sensitivity -97 dBm). Limit is Cat 1.5 requirement.	-13	dBm
Image rejection (image compensation enabled)	20 byte PSDU < 10% PER, 866.6 MHz. Wanted signal 3 dB above sensitivity limit.	39	dB
Image rejection (image compensation enabled)	20 byte PSDU < 10% PER, 866.6 MHz <sup>(1)</sup>	39	dB
RSSI dynamic range	Starting from the sensitivity limit	100	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	dB
Frequency error tolerance (ppm)	20 byte PSDU < 10% PER, measured at 10 dB above sensitivity level. Negative offset	-24	ppm
Frequency error tolerance (ppm)	20 byte PSDU < 10% PER, measured at 10 dB above sensitivity level. Positive offset	24	ppm
Symbol rate error tolerance (ppm)	20 byte PSDU < 10% PER, measured at 10 dB above sensitivity level.  Negative offset	-1000	ppm

Copyright © 2024 Texas Instruments Incorporated

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Symbol rate error tolerance (ppm)	20 byte PSDU < 10% PER, measured at 10 dB above sensitivity level.		1000		ppm
	Negative offset				
802.15.4, 200 kbps, ±50 kHz deviation,					
Sensitivity	BER = 10 <sup>-2</sup> , 868 MHz		-103		dBm
Sensitivity	BER = 10 <sup>-2</sup> , 915 MHz		-103		dBm
Selectivity, +400 kHz	BER = 10 <sup>-2</sup> , 915 MHz. Wanted signal 3 dB above sensitivity limit.		45		dB
Selectivity, -400 kHz	BER = 10 <sup>-2</sup> , 915 MHz. Wanted signal 3 dB above sensitivity limit.		45		dB
Selectivity, +800 kHz	BER = $10^{-2}$ , 915 MHz. Wanted signal 3 dB above sensitivity limit.		52		dB
Selectivity, -800 kHz	BER = $10^{-2}$ , 915 MHz. Wanted signal 3 dB above sensitivity limit.		47		dB
Blocking, +2 MHz	BER = $10^{-2}$ , 915 MHz. Wanted signal 3 dB above sensitivity limit.		59		dB
Blocking, -2 MHz	BER = 10 <sup>-2</sup> , 915 MHz. Wanted signal 3 dB above sensitivity limit.		56		dB
Blocking, +10 MHz	BER = 10 <sup>-2</sup> , 915 MHz. Wanted signal 3 dB above sensitivity limit.		71		dB
Blocking, -10 MHz	BER = 10 <sup>-2</sup> , 915 MHz. Wanted signal 3 dB above sensitivity limit.		70		dB
802.15.4, 500 kbps, ±190 kHz deviation	n, 2-GFSK, 622 kHz RX BW				
Sensitivity 500 kbps	915 MHz, 1% PER, 127 byte payload		-95		dBm
Selectivity, ±1 MHz	915 MHz, 1% PER, 127 byte payload. Wanted signal at -88 dBm		34		dB
Selectivity, ±2 MHz	915 MHz, 1% PER, 127 byte payload. Wanted signal at -88 dBm		46		dB
Co-channel rejection	915 MHz, 1% PER, 127 byte payload. Wanted signal at -71 dBm		-8		dB
SimpleLink™ Long Range 2.5/5 kbps	(20 ksps), ±5 kHz Deviation, 2-GFSK, 34 kHz RX Bandwidth, FEC = 1	1:2, DSSS = 1:4/1	:2		
Sensitivity	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz		-121		dBm
Sensitivity	2.5 kbps, BER = 10 <sup>-2</sup> , 915 MHz		-121		dBm
Sensitivity	5 kbps, BER = 10 <sup>-2</sup> , 868 MHz		-119		dBm
Sensitivity	5 kbps, BER = 10 <sup>-2</sup> , 915 MHz		-119		dBm
Saturation limit	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz		10		dBm
Selectivity, +100 kHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		49		dB
Selectivity, -100 kHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		49		dB
Selectivity, +200 kHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		52		dB
Selectivity, -200 kHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		48		dB
Selectivity, +300 kHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		54		dB
Selectivity, -300 kHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		48		dB
Blocking, +1 MHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		65		dB
Blocking, -1 MHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		60		dB
Blocking, +2 MHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		70		dB
Blocking, -2 MHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		68		dB
Blocking, +5 MHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		78		dB
Blocking, -5 MHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		77		dB
Blocking, +10 MHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		87		dB
Blocking, -10 MHz	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		92		dB
Image rejection (image compensation enabled)	2.5 kbps, BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>		47		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range		±3		dB
Frequency error tolerance (ppm)	2.5 kbps, 20 kbaud, DSSS=4, ½ K=7 FEC. measured at -110 dBm.		-24/26		ppm
Symbolrate error tolerance (ppm)	2.5 kbps, 20 kbaud, DSSS=4, ½ K=7 FEC. measured at -110 dBm. Refered to 20 kbaud chip rate.		-90/70		ppm
	ion, 2-GFSK, 868 MHz, 17.1 kHz RX BW	,			



Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

are performed conducted.  PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Sensitivity	1% BER	-117		dBm
Adjacent Channel Rejection	1% BER. Wanted signal 3 dB above usable sensitivity limit (usable sensitivity -104.6 dBm). Interferer ±20 kHz	42		dB
Alternate Channel Rejection	1% BER. Wanted signal 3 dB above usable sensitivity limit (usable sensitivity -104.6 dBm). Interferer ±40 kHz	42		dB
Blocking, ±1 MHz	1% BER. Wanted signal 3 dB above usable sensitivity limit (usable sensitivity -104.6 dBm).	66		dB
Blocking, ±2 MHz	1% BER. Wanted signal 3 dB above usable sensitivity limit (usable sensitivity -104.6 dBm).	71		dB
Blocking, ±10 MHz	1% BER. Wanted signal 3 dB above usable sensitivity limit (usable sensitivity -104.6 dBm).	85		dB
802.15.4, 50 kbps, ±25 kHz Deviation, 2	-GFSK, 100 kHz RX BW (Legacy)			
Sensitivity	BER = 10 <sup>-2</sup> , 868 MHz	-110		dBm
Sensitivity	BER = 10 <sup>-2</sup> , 915 MHz	-110		dBm
Saturation limit	BER = 10 <sup>-2</sup> , 868 MHz	10		dBm
Selectivity, +200 kHz		44		dB
Selectivity, -200 kHz		44		dB
Selectivity, +400 kHz		54		dB
Selectivity, -400 kHz		44		dB
Blocking, +1 MHz		57		dB
Blocking, -1 MHz		57		dB
Blocking, +2 MHz	BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>	61		dB
Blocking, -2 MHz	_	61		dB
Blocking, +5 MHz	_	67		dB
Blocking, -5 MHz	_	67		dB
Blocking, +10 MHz		76		dB
Blocking, -10 MHz		76		dB
Selectivity, +200 kHz		45		dB
Selectivity, -200 kHz	_	45		dB
Selectivity, +400 kHz	_	51		dB
Selectivity, -400 kHz	_	45		dB
Blocking, +1 MHz	_	61		dB
Blocking, -1 MHz	_	61		dB
Blocking, +2 MHz	BER = 10 <sup>-2</sup> , 868 MHz. Wanted signal 3 dB above sensitivity limit.	63		dB
Blocking, -2 MHz	_	63		dB
Blocking, +5 MHz		67		dB
Blocking, -5 MHz		67		dB
Blocking, +10 MHz	<u> </u>	73		dB
Blocking, +10 MHz	<u> </u>	73		dB
Blocking + 5% Fc. (43.42 MHz)	BER = 10 <sup>-2</sup> , 868 MHz	-15		dBm
Blocking - 5% Fc. (-43.42 MHz)	802.15.4g mandatory mode, wanted signal -94 dBm. 3 dB above usable sensitivity limit according to ETSI EN 300 220 V3.1.1 (usable sensitivity -97 dBm). Limit is Cat 1.5 requirement.	-15		dBm
Image rejection (image compensation enabled)	BER = 10 <sup>-2</sup> , 868 MHz. Wanted signal 3 dB above sensitivity limit.	39		dB
Image rejection (image compensation enabled)	BER = 10 <sup>-2</sup> , 868 MHz <sup>(1)</sup>	39		dB
RSSI dynamic range	Starting from the sensitivity limit	95		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB

Copyright © 2024 Texas Instruments Incorporated



Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

are performed conducted.	T-0-00151-011-011-011-011-011-011-011-011	MINI TOTAL	
PARAMETER	TEST CONDITIONS	MIN TYP I	MAX UNIT
Frequency error tolerance (ppm)	1% BER, measured at -100 dBm (10 dB above sensitivity level).  Negative offset	-30	ppm
Frequency error tolerance (ppm)	1% BER, measured at -100 dBm (10 dB above sensitivity level). Positive offset	25	ppm
Symbol rate error tolerance (ppm)	1% BER, measured at-100 dBm (10 dB above sensitivity level). Negative offset	-2000	ppm
Symbol rate error tolerance (ppm)	1% BER, measured at-100 dBm (10 dB above sensitivity level) Positive offset	2000	ppm
802.15.4, 100 kbps, ±25 kHz deviation, 2-0	GFSK, 137 kHz RX BW		
Sensitivity 100 kbps	868 MHz, 1% PER, 127 byte payload	-103	dBm
Selectivity, ±200 kHz	OCO MULT 10/ DED 107 byte period Monted signal at OC dDm	38	dB
Selectivity, ±400 kHz	— 868 MHz, 1% PER, 127 byte payload. Wanted signal at -96 dBm	44	dB
Co-channel rejection	868 MHz, 1% PER, 127 byte payload. Wanted signal at -79 dBm	-9	dB
Generic OOK (16.384 kbps, OOK w / Man	chester encoding, 100 kHz RX BW)		
Sensitivity	OOK, 915.0 MHz, 1% BER	-114	dBm
Sensitivity	OOK, 868.8 MHz, 1% BER	-113	dBm
Saturation limit	868.3 MHz	0	dBm
Selectivity, +200 kHz		52	dB
Selectivity, -200 kHz		48	dB
Selectivity, +400 kHz		68	dB
Selectivity, -400 kHz		64	dB
Blocking, +1 MHz		64	dB
Blocking, -1 MHz	000 0 144 (1)	59	dB
Blocking, +2 MHz	— 868.3 MHz <sup>(1)</sup>	64	dB
Blocking, -2 MHz		59	dB
Blocking, +5 MHz		72	dB
Blocking, -5 MHz		73	dB
Blocking, +10 MHz		64	dB
Blocking, -10 MHz		58	dB
Selectivity, +200 kHz		52	dB
Selectivity, -200 kHz		47	dB
Selectivity, +400 kHz		42	dB
Selectivity, -400 kHz		42	dB
Blocking, +1 MHz		68	dB
Blocking, -1 MHz	OCO 2 Mills - Worded since I 2 dB share a sociili italayal	64	dB
Blocking, +2 MHz	— 868.3 MHz. Wanted signal 3 dB above sensitivity level.	68	dB
Blocking, -2 MHz		64	dB
Blocking, +5 MHz		74	dB
Blocking, -5 MHz		73	dB
Blocking, +10 MHz		68	dB
Blocking, -10 MHz		64	dB
RSSI dynamic range	Starting from the sensitivity limit	95	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	dB
Frequency error tolerance (ppm)	Measured at 10 dB above sensitivity level. Negative offset	-40	ppm
Frequency error tolerance (ppm)	Measured at 10 dB above sensitivity level. Positive offset	40	ppm
Symbol rate error tolerance (ppm)	Measured at 10 dB above sensitivity level. Negative offset	-2000	ppm

25



Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP N	AX UNIT
Symbol rate error tolerance (ppm)	Measured at 10 dB above sensitivity level Positive offset	2000	ppm
WB-DSSS, 240/120/60/30 kbps (480 ks	ym/s, 2-GFSK, ±195 kHz Deviation, FEC (Half Rate), DSSS = 1/2/4/8,	622 kHz RX BW)	
Sensitivity	240 kbps, DSSS = 1, BER = 10 <sup>-2</sup> , 915.0 MHz	-105	dBm
Sensitivity	120 kbps, DSSS = 2, BER = 10 <sup>-2</sup> , 915.0 MHz	-106	dBm
Sensitivity	60 kbps, DSSS = 4, BER = 10 <sup>-2</sup> , 915.0 MHz	-108	dBm
Sensitivity	30 kbps, DSSS = 8, BER = 10 <sup>-2</sup> , 915.0 MHz	-109	dBm
Saturation limit	915.0 MHz	0	dBm
	240 kbps, DSSS = 1	54	dB
Displaine 14 MHz	120 kbps, DSSS = 2	57	dB
Blocking +1 MHz	60 kbps, DSSS = 4	57	dB
	30 kbps, DSSS = 8	57	dB
	240 kbps, DSSS = 1	49	dB
Disabina 4 Mila	120 kbps, DSSS = 2	50	dB
Blocking -1 MHz	60 kbps, DSSS = 4	52	dB
	30 kbps, DSSS = 8	53	dB
	240 kbps, DSSS = 1	54	dB
Disabire 10 MHz	120 kbps, DSSS = 2	55	dB
Blocking +2 MHz	60 kbps, DSSS = 4	57	dB
	30 kbps, DSSS = 8	58	dB
	240 kbps, DSSS = 1	53	dB
Disabina O Mila	120 kbps, DSSS = 2	54	dB
Blocking -2 MHz	60 kbps, DSSS = 4	56	dB
	30 kbps, DSSS = 8	56	dB
	240 kbps, DSSS = 1	55	dB
DI LI JEMIL	120 kbps, DSSS = 2	56	dB
Blocking +5 MHz	60 kbps, DSSS = 4	58	dB
	30 kbps, DSSS = 8	59	dB
	240 kbps, DSSS = 1	54	dB
DI II SAUL	120 kbps, DSSS = 2	55	dB
Blocking -5 MHz	60 kbps, DSSS = 4	57	dB
	30 kbps, DSSS = 8	58	dB
	240 kbps, DSSS = 1	69	dB
DI LI MANAL	120 kbps, DSSS = 2	70	dB
Blocking +10 MHz	60 kbps, DSSS = 4	72	dB
	30 kbps, DSSS = 8	73	dB
Blocking -10 MHz	240 kbps, DSSS = 1	65	dB
Blocking -10 MHz	120 kbps, DSSS = 2	67	dB
Blocking -10 MHz	60 kbps, DSSS = 4	69	dB
Blocking -10 MHz	30 kbps, DSSS = 8	70	dB
RSSI dynamic range	Starting from the sensitivity limit	85	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	dB

Product Folder Links: CC1354P10

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

<sup>(1)</sup> Wanted signal 3 dB above usable sensitivity limit according to ETSI EN 300 220 v. 3.1.1.



## 8.11 861 MHz to 1054 MHz - Transmit (TX)

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25°C,  $V_{DDS}$  = 3.0 V with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted. (1)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
General parameters				•	
Max output power, boost m	ode Sub-1 GHz PA <sup>(2)</sup>	VDDR = 1.95 V Minimum supply voltage (VDDS ) for boost mode is 2.1 V 868 MHz and 915 MHz	14		dBm
Max output power, Sub-1 0	GHz PA <sup>(2)</sup>	868 MHz and 915 MHz	12		dBm
Max output power, High po	wer PA	915 MHz VDDS = 3.3V	20		dBm
Output power programmab	le range Sub-1 GHz PA	868 MHz and 915 MHz, 1dB step size.	34		dB
Output power programmab	le range High power PA	868 MHz and 915 MHz VDDS = 3.3V	6		dB
Output power variation over Sub-1 GHz PA	r temperature	+10 dBm setting Over recommended temperature operating range	±2		dB
Output power variation over PA	r temperature Boost mode, Sub-1 GHz	+14 dBm setting Over recommended temperature operating range	±1.5		dB
Spurious emissions and	harmonics				
Spurious emissions	30 MHz to 1 GHz	+14 dBm setting ETSI restricted bands	< -54		dBm
(excluding harmonics) Sub-1 GHz PA, 868 MHz	SO WITE TO T SITE	+14 dBm setting ETSI outside restricted bands	< -36		dBm
(3)	1 GHz to 12.75 GHz (outside ETSI restricted bands)	+14 dBm setting measured in 1 MHz bandwidth (ETSI)	< -30		dBm
	30 MHz to 88 MHz (within FCC restricted bands)	+14 dBm setting	< -56		dBm
	88 MHz to 216 MHz (within FCC restricted bands)	+14 dBm setting	< -52		dBm
Spurious emissions out- of-band Sub-1 GHz PA, 915 MHz	216 MHz to 960 MHz (within FCC restricted bands)	+14 dBm setting	< -50		dBm
(3)	960 MHz to 2390 MHz and above 2483.5 MHz (within FCC restricted band)	+14 dBm setting	<-42		dBm
	1 GHz to 12.75 GHz (outside FCC restricted bands)	+14 dBm setting	< -40		dBm
	30 MHz to 88 MHz (within FCC restricted bands)	+20 dBm setting, VDDS = 3.3 V	< -55		dBm
	88 MHz to 216 MHz (within FCC restricted bands)	+20 dBm setting, VDDS = 3.3 V	< -52		dBm
Spurious emissions out- of-band High power PA,	216 MHz to 960 MHz (within FCC restricted bands)	+20 dBm setting, VDDS = 3.3 V	< -49		dBm
915 MHz <sup>(3) (4)</sup>	960 MHz to 2390 MHz and above 2483.5 MHz (within FCC restricted band)	+20 dBm setting, VDDS = 3.3 V	< -41		dBm
	1 GHz to 12.75 GHz (outside FCC restricted bands)	+20 dBm setting, VDDS = 3.3 V	< -20		dBm

資料に関するフィードバック(ご意見やお問い合わせ)を送信

27

## 8.11 861 MHz to 1054 MHz - Transmit (TX) (続き)

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25°C,  $V_{DDS}$  = 3.0 V with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted. (1)

i	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	Below 710 MHz (ARIB T-108)	+14 dBm setting	< -36		dBm
	710 MHz to 900 MHz (ARIB T-108)	+14 dBm setting	< -55		dBm
Spurious emissions out- of-band	900 MHz to 915 MHz (ARIB T-108)	+14 dBm setting	< -55		dBm
Sub-1 GHz PA, 920.6/928 MHz <sup>(3)</sup>	930 MHz to 1000 MHz (ARIB T-108)	+14 dBm setting	< -55		dBm
	1000 MHz to 1215 MHz (ARIB T-108)	+14 dBm setting	< -45		dBm
	Above 1215 MHz (ARIB T-108)	+14 dBm setting	< -30		dBm
	Second harmonic	+14 dBm setting, 868 MHz	< -30		dBm
		+14 dBm setting, 915 MHz	< -30		
	Third harmonic	+14 dBm setting, 868 MHz	< -30		dBm
Harmonics	Third Harmonic	+14 dBm setting, 915 MHz	< -42		
Sub-1 GHz PA	Fourth harmonic	+14 dBm setting, 868 MHz	< -30		dBm
	T dutil namonic	+14 dBm setting, 915 MHz	< -42		dbiii
	Fifth harmonic	+14 dBm setting, 868 MHz	< -30		dBm
	Filti Harmonic	+14 dBm setting, 915 MHz	< -42		UDIII
Harmonics High power PA	Second harmonic	+20 dBm setting, VDDS = 3.3 V, 915 MHz	< -30		dBm
	Third harmonic	+20 dBm setting, VDDS = 3.3 V, 915 MHz	< -42		dBm
	Fourth harmonic	+20 dBm setting, VDDS = 3.3 V, 915 MHz	< -42		dBm
	Fifth harmonic	+20 dBm setting, VDDS = 3.3 V, 915 MHz	< -42		dBm

- (1) Some combinations of frequency, data rate and modulation format requires use of external crystal load capacitors for regulatory compliance. More details can be found in the device errata.
- (2) Output power is dependent on RF match. For dual-band devices in the CC13X4 platform, output power might be slightly reduced depending on RF layout trade-offs.
- (3) Suitable for systems targeting compliance with EN 300 220, EN 303 131, EN 303 204, FCC CFR47 Part 15, ARIB STD-T108.
- (4) Spurious emissions increase for supply voltages below 2.2 V. As such, care must be taken to ensure regulatory requirements are met when operating at low supply voltage levels. An alternative is to use the Sub-1 GHz PA below 2.2 V.

#### 8.12 861 MHz to 1054 MHz - PLL Phase Noise Wideband Mode

When measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	±10 kHz offset		-74		dBc/Hz
	±100 kHz offset		-97		dBc/Hz
	±200 kHz offset		-107		dBc/Hz
Phase noise in the 868- and 915-MHz bands 20 kHz PLL loop bandwidth	±400 kHz offset		-113		dBc/Hz
'	±1000 kHz offset		-120		dBc/Hz
	±2000 kHz offset		-127		dBc/Hz
	±10000 kHz offset		-141		dBc/Hz

Product Folder Links: CC1354P10

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



#### 8.13 861 MHz to 1054 MHz - PLL Phase Noise Narrowband Mode

When measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	±10 kHz offset		-96		dBc/Hz
	±100 kHz offset		<b>-</b> 95		dBc/Hz
	±200 kHz offset		-94		dBc/Hz
Phase noise in the 868- and 915-MHz bands 150 kHz PLL loop bandwith	±400 kHz offset		-104		dBc/Hz
100 K 12 1 22 100p Bandman	±1000 kHz offset		-121		dBc/Hz
	±2000 kHz offset		-130		dBc/Hz
	±10000 kHz offset		-140		dBc/Hz

29



## 8.14 Bluetooth Low Energy - Receive (RX)

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V,  $f_{RF}$ = 2440 MHz with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
125 kbps (LE Coded)				
Receiver sensitivity	Differential mode. BER = 10 <sup>-3</sup>	-104		dBm
Receiver saturation	Differential mode. BER = 10 <sup>-3</sup>	>5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (-300 / 300)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (-320 / 240)		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> (-100 / 125)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at –79 dBm, modulated interferer in channel, BER = 10 <sup>-3</sup>	-1.5		dB
Selectivity, ±1 MHz <sup>(1)</sup>	Wanted signal at –79 dBm, modulated interferer at ±1 MHz, BER = 10 <sup>-3</sup>	8 / 4.5 <sup>(2)</sup>		dB
Selectivity, ±2 MHz <sup>(1)</sup>	Wanted signal at –79 dBm, modulated interferer at ±2 MHz, BER = 10 <sup>-3</sup>	44 / 39 <sup>(2)</sup>		dB
Selectivity, ±3 MHz <sup>(1)</sup>	Wanted signal at $-79$ dBm, modulated interferer at $\pm 3$ MHz, BER = $10^{-3}$	43 / 43(2)		dB
Selectivity, ±4 MHz <sup>(1)</sup>	Wanted signal at $-79$ dBm, modulated interferer at $\pm 4$ MHz, BER = $10^{-3}$	44 / 43 <sup>(2)</sup>		dB
Selectivity, ±6 MHz <sup>(1)</sup>	Wanted signal at $-79$ dBm, modulated interferer at $\ge \pm 6$ MHz, BER = $10^{-3}$	48 / 43 <sup>(2)</sup>		dB
Selectivity, ±7 MHz	Wanted signal at –79 dBm, modulated interferer at ≥ ±7 MHz, BER = 10 <sup>-3</sup>	51 / 45 <sup>(2)</sup>		dB
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at –79 dBm, modulated interferer at image frequency, BER = $10^{-3}$	39		dB
Selectivity, Image frequency ±1 MHz <sup>(1)</sup>	Note that Image frequency + 1 MHz is the Co- channel – 1 MHz. Wanted signal at –79 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 <sup>-3</sup>	4.5 / 44 (2)		dB
RSSI Range		89		dB
RSSI Accuracy (+/-)		±4		dB
500 kbps (LE Coded)			I	
Receiver sensitivity	Differential mode. BER = 10 <sup>-3</sup>	-100		dBm
Receiver saturation	Differential mode. BER = 10 <sup>-3</sup>	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (-300 / 300)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (-450 / 450)		ppm
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (255-byte packets)	> (-175 / 175)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at –72 dBm, modulated interferer in channel, BER = 10 <sup>-3</sup>	-3.5		dB
Selectivity, ±1 MHz <sup>(1)</sup>	Wanted signal at –72 dBm, modulated interferer at ±1 MHz, BER = 10 <sup>-3</sup>	8 / 4 <sup>(2)</sup>		dB
Selectivity, ±2 MHz <sup>(1)</sup>	Wanted signal at –72 dBm, modulated interferer at ±2 MHz, BER = 10 <sup>-3</sup>	41 / 37 <sup>(2)</sup>		dB
Selectivity, ±3 MHz <sup>(1)</sup>	Wanted signal at $-72$ dBm, modulated interferer at $\pm 3$ MHz, BER = $10^{-3}$	44 / 41 <sup>(2)</sup>		dB
Selectivity, ±4 MHz <sup>(1)</sup>	Wanted signal at $-72$ dBm, modulated interferer at $\pm 4$ MHz, BER = $10^{-3}$	44 / 43 <sup>(2)</sup>		dB
Selectivity, ±6 MHz <sup>(1)</sup>	Wanted signal at –72 dBm, modulated interferer at ≥ ±6 MHz, BER = 10 <sup>-3</sup>	46 / 43 <sup>(2)</sup>		dB

Copyright © 2024 Texas Instruments Incorporated

30

## 8.14 Bluetooth Low Energy - Receive (RX) (続き)

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V,  $f_{RF}$ = 2440 MHz with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Selectivity, ±7 MHz	Wanted signal at $-72$ dBm, modulated interferer at $\geq \pm 7$ MHz, BER = $10^{-3}$	49 / 45 <sup>(2)</sup>		dB
Selectivity, Image frequency <sup>(1)</sup>	Wanted signal at –72 dBm, modulated interferer at image frequency, BER = 10 <sup>-3</sup>	37		dB
Selectivity, Image frequency ±1 MHz <sup>(1)</sup>	Note that Image frequency + 1 MHz is the Co- channel – 1 MHz. Wanted signal at –72 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 <sup>-3</sup>	4 / 46 <sup>(2)</sup>		dB
RSSI Range		85		dB
RSSI Accuracy (+/-)		±4		dB
1 Mbps (LE 1M)			'	
Receiver sensitivity	Differential mode. BER = 10 <sup>-3</sup>	-97		dBm
Receiver saturation	Differential mode. BER = 10 <sup>-3</sup>	> 5		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (–350 / 350)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (-750 / 750)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer in channel, BER = 10 <sup>-3</sup>	-6		dB
Selectivity, ±1 MHz <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer at ±1 MHz, BER = 10 <sup>-3</sup>	7 / 4 <sup>(2)</sup>		dB
Selectivity, ±2 MHz <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer at ±2 MHz,BER = 10 <sup>-3</sup>	40 / 33 <sup>(2)</sup>		dB
Selectivity, ±3 MHz <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer at ±3 MHz, BER = 10 <sup>-3</sup>	36 / 41 <sup>(2)</sup>		dB
Selectivity, ±4 MHz <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer at ±4 MHz, BER = 10 <sup>-3</sup>	36 / 45 <sup>(2)</sup>		dB
Selectivity, ±5 MHz or more <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer at ≥ ±5 MHz, BER = 10 <sup>-3</sup>	40		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer at image frequency, BER = 10 <sup>-3</sup>	33		dB
Selectivity, image frequency ±1 MHz <sup>(1)</sup>	Note that Image frequency + 1 MHz is the Co- channel – 1 MHz. Wanted signal at –67 dBm, modulated interferer at ±1 MHz from image frequency, BER = 10 <sup>-3</sup>	4 / 41 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30 MHz to 2000 MHz	-10		dBm
Out-of-band blocking	2003 MHz to 2399 MHz	-18		dBm
Out-of-band blocking	2484 MHz to 2997 MHz	-12		dBm
Out-of-band blocking	3000 MHz to 12.75 GHz	-2		dBm
Intermodulation	Wanted signal at 2402 MHz, –64 dBm. Two interferers at 2405 and 2408 MHz respectively, at the given power level	-42		dBm
Spurious emissions, 30 to 1000 MHz <sup>(4)</sup>	Measurement in a 50 $\Omega$ single-ended load.	< -59		dBm
Spurious emissions, 1 to 12.75 GHz <sup>(4)</sup>	Measurement in a 50 $\Omega$ single-ended load.	<-47		dBm
RSSI dynamic range		70		dB
RSSI accuracy		±4		dB
2 Mbps (LE 2M)				
Receiver sensitivity	Differential mode. Measured at SMA connector, BER = 10 <sup>-3</sup>	-92		dBm
Receiver saturation	Differential mode. Measured at SMA connector, BER = 10 <sup>-3</sup>	> 5		dBm



## 8.14 Bluetooth Low Energy - Receive (RX) (続き)

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V,  $f_{RF}$ = 2440 MHz with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> (-500 / 500)		kHz
Data rate error tolerance	Difference between incoming data rate and the internally generated data rate (37-byte packets)	> (-700 / 750)		ppm
Co-channel rejection <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer in channel,BER = 10 <sup>-3</sup>	-7		dB
Selectivity, ±2 MHz <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer at ±2 MHz, Image frequency is at –2 MHz, BER = 10 <sup>-3</sup>	8 / 4 <sup>(2)</sup>		dB
Selectivity, ±4 MHz <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer at $\pm 4$ MHz, BER = $10^{-3}$	35 / 32 <sup>(2)</sup>		dB
Selectivity, ±6 MHz <sup>(1)</sup>	Wanted signal at –67 dBm, modulated interferer at ±6 MHz, BER = $10^{-3}$	37 / 34 <sup>(2)</sup>		dB
Selectivity, image frequency <sup>(1)</sup>	Wanted signal at $-67$ dBm, modulated interferer at image frequency, BER = $10^{-3}$	4		dB
Selectivity, image frequency ±2 MHz <sup>(1)</sup>	Note that Image frequency + 2 MHz is the Co-channel. Wanted signal at –67 dBm, modulated interferer at ±2 MHz from image frequency, BER = 10 <sup>-3</sup>	-7 / 36 <sup>(2)</sup>		dB
Out-of-band blocking <sup>(3)</sup>	30 MHz to 2000 MHz	-16		dBm
Out-of-band blocking	2003 MHz to 2399 MHz	-21		dBm
Out-of-band blocking	2484 MHz to 2997 MHz	-15		dBm
Out-of-band blocking	3000 MHz to 12.75 GHz	-20		dBm
Intermodulation	Wanted signal at 2402 MHz, –64 dBm. Two interferers at 2408 and 2414 MHz respectively, at the given power level	-37		dBm
RSSI Range		64		dB
RSSI Accuracy (+/-)		±4		dB

<sup>(1)</sup> Numbers given as I/C dB.

Product Folder Links: CC1354P10

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

<sup>(2)</sup> X / Y, where X is +N MHz and Y is -N MHz.

<sup>(3)</sup> Excluding one exception at F<sub>wanted</sub> / 2, per Bluetooth Specification.

<sup>(4)</sup> Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

## 8.15 Bluetooth Low Energy - Transmit (TX)

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V,  $f_{RF}$ = 2440 MHz with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER	•	TEST CONDITIONS	MIN TYP	MAX L	UNIT
General Parameters					
Max output power, 2.4 GHz PA	5	C	dBm		
Output power programmable range, 2.4 GHz PA	Differential mode, delivered to a sing	26		dB	
Spurious emissions a	nd harmonics			'	
	f < 1 GHz, outside restricted bands	+5 dBm setting	< -36	C	dBm
Spurious emissions,	f < 1 GHz, restricted bands ETSI		< -54	C	dBm
2.4 GHz PA	f < 1 GHz, restricted bands FCC		< -55	C	dBm
	f > 1 GHz, including harmonics		< -42	C	dBm
Harmonics,	Second harmonic		< -42	C	dBm
2.4 GHz PA	Third harmonic		< -42	C	dBm

33



## 8.16 Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - RX

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V,  $f_{RF}$ = 2440 MHz with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
General Parameters			
Receiver sensitivity	Coherent mode PER = 1%	-105	dBm
Receiver saturation	PER = 1%	> -10	dBm
Adjacent channel rejection	Wanted signal at –82 dBm, modulated interferer at ±5 MHz, PER = 1%	36	dB
Alternate channel rejection	Wanted signal at –82 dBm, modulated interferer at ±10 MHz, PER = 1%	55	dB
Channel rejection, ±15 MHz or more	Wanted signal at –82 dBm, undesired signal is IEEE 802.15.4 modulated channel, stepped through all channels 2405 to 2480 MHz, PER = 1%	59	dB
Blocking and desensitization, 5 MHz from upper band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	57	dB
Blocking and desensitization, 10 MHz from upper band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	62	dB
Blocking and desensitization, 20 MHz from upper band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	62	dB
Blocking and desensitization, 50 MHz from upper band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	65	dB
Blocking and desensitization, –5 MHz from lower band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	60	dB
Blocking and desensitization, –10 MHz from lower band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	60	dB
Blocking and desensitization, –20 MHz from lower band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	60	dB
Blocking and desensitization, –50 MHz from lower band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	62	dB
Spurious emissions, 30 MHz to 1000 MHz	Measurement in a 50 Ω single-ended load	-66	dBm
Spurious emissions, 1 GHz to 12.75 GHz	Measurement in a 50 Ω single-ended load	-53	dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	> 100	ppm
Symbol rate error tolerance	Difference between incoming symbol rate and the internally generated symbol rate	> 800	ppm
RSSI dynamic range		95	dB
RSSI accuracy		±4	dB

#### 8.17 Zigbee and Thread - IEEE 802.15.4-2006 2.4 GHz (OQPSK DSSS1:8, 250 kbps) - TX

Measured on the LP-EM-CC1354P10-1 reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V,  $f_{RF}$ = 2440 MHz with DC/DC enabled and high power PA connected to  $V_{DDS}$  unless otherwise noted.

All measurements are performed at the antenna input with a combined RX and TX path and through an RF switch as part of the reference design. All measurements are performed conducted.

PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
General Parameters					
Max output power, 2.4 GHz PA	Differential mode, delivered to a si	ngle-ended 50 Ω load through a balun	5		dBm
Output power programmable range, 2.4 GHz PA	Differential mode, delivered to a si	Differential mode, delivered to a single-ended 50 $\Omega$ load through a balun			
Spurious emissions and	l harmonics				
	f < 1 GHz, outside restricted bands	+5 dBm setting	< -36		dBm
Spurious emissions, 2.4 GHz PA <sup>(1)</sup>	f < 1 GHz, restricted bands ETSI		< -47		dBm
2.4 GHZ PA (1)	f < 1 GHz, restricted bands FCC		< -55		dBm
	f > 1 GHz, including harmonics		< -42		dBm
Harmonics,	Second harmonic		< -42		dBm
2.4 GHz PA	Third harmonic		< -42		dBm
IEEE 802.15.4-2006 2.4 C	GHz (OQPSK DSSS1:8, 250 kbps)	,	1		
Error vector magnitude, 2.4-GHz PA	+5 dBm setting		2		%

To ensure margins for passing FCC requirements for harmonic emission, duty cycling may be required.

## 8.18 Timing and Switching Characteristics

#### 8.18.1 Reset Timing

PARAMETER	MIN	TYP	MAX	UNIT
RESET_N low duration	1			μs

#### 8.18.2 Wakeup Timing

Measured over operating free-air temperature with  $V_{DDS}$  = 3.0 V (unless otherwise noted). The times listed here do not include software overhead.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCU, Reset to Active <sup>(1)</sup>		8	50 - 4000		μs
MCU, Shutdown to Active <sup>(1)</sup>		8	50 - 4000		μs
MCU, Standby to Active			160		μs
MCU, Active to Standby			39		μs
MCU, Idle to Active			15		μs

<sup>(1)</sup> The wakeup time is dependent on remaining charge on VDDR capacitor when starting the device, and thus how long the device has been in Reset or Shutdown before starting up again. The wake up time increases with a higher capacitor value.

English Data Sheet: SWRS267



#### 8.18.3 Clock Specifications

#### 8.18.3.1 48 MHz Clock Input (TCXO)

Measured on a Texas Instruments reference design with T<sub>c</sub> = 25 °C, V<sub>DDS</sub> = 3.0 V, unless otherwise noted.<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Clock frequency			48	MHz
TCXO clipped sine output, peak-to-peak	TCXO clipped sine output connected to pin X48M_P through series capacitor	0.8	1.7	V
TCXO with CMOS output, High input voltage	TCXO with CMOS output directly	1.3	VDDR	V
TCXO with CMOS output, Low input voltage	coupled to pin X48M_P	0	0.3	V

<sup>(1)</sup> Probing or otherwise stopping the TCXO while the DC/DC converter is enabled may cause permanent damage to the device.

#### 8.18.3.2 48 MHz Crystal Oscillator (XOSC\_HF)

Measured on a Texas Instruments reference design with  $T_c = 25$  °C,  $V_{DDS} = 3.0$  V, unless otherwise noted. (1)

	PARAMETER	MIN	TYP	MAX	UNIT
F	Crystal frequency		48		MHz
ESR	Equivalent series resistance $6 \text{ pF} < C_L \le 9 \text{ pF}$		20	60	Ω
ESR	Equivalent series resistance 5 pF < C <sub>L</sub> ≤ 6 pF			80	Ω
L <sub>M</sub>	Motional inductance, relates to the load capacitance that is used for the crystal (C <sub>L</sub> in Farads) <sup>(5)</sup>	< 3 :	× 10 <sup>-25</sup> / C <sub>L</sub> <sup>2</sup>		Н
C <sub>L</sub>	Crystal load capacitance <sup>(4)</sup>	5	7 <sup>(3)</sup>	9	pF
t	Start-up time <sup>(2)</sup>		200		μs

- (1) Probing or otherwise stopping the crystal while the DC/DC converter is enabled may cause permanent damage to the device.
- (2) Start-up time using the TI-provided power driver. Start-up time may increase if driver is not used.
- (3) On-chip default connected capacitance including reference design parasitic capacitance. Connected internal capacitance is changed through software in the Customer Configuration section (CCFG).
- (4) Adjustable load capacitance is integrated into the device. External load capacitors are required for systems targeting compliance with certain regulations. See the device errata for further details.
- (5) The crystal manufacturer's specification must satisfy this requirement for proper operation.

#### 8.18.3.3 48 MHz RC Oscillator (RCOSC\_HF)

Measured on a Texas Instruments reference design with T<sub>c</sub> = 25 °C, V<sub>DDS</sub> = 3.0 V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Frequency		48		MHz
Uncalibrated frequency accuracy		±1		%
Calibrated frequency accuracy <sup>(1)</sup>		±0.25		%
Start-up time		5		μs

Accuracy relative to the calibration source (XOSC\_HF).

資料に関するフィードバック(ご意見やお問い合わせ)を送信

#### 8.18.3.4 2 MHz RC Oscillator (RCOSC\_MF)

Measured on a Texas Instruments reference design with T<sub>c</sub> = 25 °C, V<sub>DDS</sub> = 3.0 V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		2		MHz
Start-up time		5		μs

## 8.18.3.5 32.768 kHz Crystal Oscillator (XOSC LF)

Measured on a Texas Instruments reference design with T<sub>c</sub> = 25 °C, V<sub>DDS</sub> = 3.0 V, unless otherwise noted.

		MIN	TYP	MAX	UNIT
	Crystal frequency		32.768		kHz
ESR	Equivalent series resistance		30	100	kΩ
C <sub>L</sub>	Crystal load capacitance	6	7 <sup>(1)</sup>	12	pF

Default load capacitance using TI reference designs including parasitic capacitance. Crystals with different load capacitance may be

## 8.18.3.6 32 kHz RC Oscillator (RCOSC\_LF)

Measured on a Texas Instruments reference design with T<sub>c</sub> = 25 °C, V<sub>DDS</sub> = 3.0 V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		32.8 (1)		kHz
Temperature coefficient.		50		ppm/°C

When using RCOSC\_LF as source for the low frequency system clock (SCLK\_LF), the accuracy of the SCLK\_LF-derived Real Time Clock (RTC) can be improved by measuring RCOSC LF relative to XOSC HF and compensating for the RTC tick speed. This functionality is available through the TI-provided Power driver.

### 8.18.4 Serial Peripheral Interface (SPI) Characteristics

#### 8.18.4.1 SPI Characteristics

over operating free-air temperature range (unless otherwise noted).

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Master Mode 1.8 < VDDS < 3.8			12	
f <sub>SCLK</sub> 1/t <sub>sclk</sub>	SPI clock frequency	Slave Mode 2.7 < VDDS < 3.8			8	MHz
		Slave Mode VDDS < 2.7			7	
DC <sub>SCK</sub>	SCK Duty Cycle		45	50	55	%

#### 8.18.4.2 SPI Master Mode

over operating free-air temperature range (unless otherwise noted).

	PARAMETERS	TEST CONDITIONS	MIN	TYP MAX	UNIT
t <sub>SCLK_H/</sub>	SCLK High or Low time		(t <sub>SPI</sub> /2) - 1	t <sub>SPI</sub> / 2 (t <sub>SPI</sub> /2) + 1	ns
t <sub>CS.LEAD</sub>	CS lead-time, CS active to clock		1		SCLK
t <sub>CS.LAG</sub>	CS lag time, Last clock to CS inactive		1		SCLK
t <sub>CS.ACC</sub>	CS access time, CS active to MOSI data out			1	SCLK
t <sub>CS.DIS</sub>	CS disable time, CS inactive to MOSI high inpedance			1	SCLK
t <sub>SU.MI</sub>	MISO input data setup time(1)	VDDS = 3.3V	12.5		ns
t <sub>SU.MI</sub>	MISO input data setup time	VDDS = 1.8V	23.5		ns
t <sub>HD.MI</sub>	MISO input data hold time		0		ns
t <sub>VALID.M</sub>	MOSI output data valid time <sup>(2)</sup>	SCLK edge to MOSI valid,CL = 20 pF (4)		13	ns
t <sub>HD.MO</sub>	MOSI output data hold time(3)	CL = 20 pF	0		ns

Product Folder Links: CC1354P10

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信


37

The MISO input data setup time can be fully compensated when delayed sampling feature is enabled. (1)

Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge.

(3) Specifies how long data on the output is valid after the output changing SCLK clock edge.

## 8.18.4.3 SPI Master Mode Timing Diagrams






図 8-1. SPI Master Mode Timing

## 8.18.4.4 SPI Slave Mode

over operating free-air temperature range (unless otherwise noted).


	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>CS.LEAD</sub>	CS lead-time, CS active to clock		1			SCLK
t <sub>CS.LAG</sub>	CS lag time, Last clock to CS inactive		1			SCLK
t <sub>CS.ACC</sub>	CS access time, CS active to MISO data out	VDDS = 3.3V			56	ns
t <sub>CS.ACC</sub>	CS access time, CS active to MISO data out	VDDS = 1.8V			70	ns
t <sub>CS.DIS</sub>	CS disable time, CS inactive to MISO high inpedance	VDDS = 3.3V			56	ns
t <sub>CS.DIS</sub>	CS disable time, CS inactive to MISO high inpedance	VDDS = 1.8V			70	ns
t <sub>SU.SI</sub>	MOSI input data setup time		30			ns
t <sub>HD.SI</sub>	MOSI input data hold time		0			ns
t <sub>VALID.S</sub> O	MISO output data valid time <sup>(1)</sup>	SCLK edge to MISO valid,C <sub>L</sub> = 20 pF, 3.3V (4)			50	ns
t <sub>VALID.S</sub> O	MISO output data valid time <sup>(1)</sup>	SCLK edge to MISO valid,C <sub>L</sub> = 20 pF, 1.8V (4)			65	ns
t <sub>HD.SO</sub>	MISO output data hold time(2)	C <sub>L</sub> = 20 pF	0			ns

<sup>(1)</sup> Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge.

<sup>(2)</sup> Specifies how long data on the output is valid after the output changing SCLK clock edge.



## 8.18.4.5 SPI Slave Mode Timing Diagrams






図 8-2. SPI Slave Mode Timing

#### 8.18.5 UART

#### 8.18.5.1 UART Characteristics

over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP	MAX	UNIT
UART rate			3	MBaud

# 8.19 Peripheral Characteristics

## 8.19.1 ADC

## 8.19.1.1 Analog-to-Digital Converter (ADC) Characteristics

 $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V and voltage scaling enabled, unless otherwise noted.<sup>(1)</sup> Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input voltage range		0	V	DDS	V
	Resolution			12		Bits
	Sample Rate				200	ksps
	Offset	Internal 4.3 V equivalent reference <sup>(2)</sup>	_	-0.24		LSB
	Gain error	Internal 4.3 V equivalent reference <sup>(2)</sup>		7.14		LSB
DNL <sup>(4)</sup>	Differential nonlinearity			>–1		LSB
INL	Integral nonlinearity			±4		LSB
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone		9.8		
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone, DC/DC enabled		9.8		
		VDDS as reference, 200 kSamples/s, 9.6 kHz input tone		10.1		
ENOB	Effective number of bits	Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		11.1		Bits
		Internal reference, voltage scaling disabled, 14-bit mode, 200 kSamples/s, 300 Hz input tone <sup>(5)</sup>		11.3		
		Internal reference, voltage scaling disabled, 15-bit mode, 200 kSamples/s, 300 Hz input tone <sup>(5)</sup>		11.6		
	Total harmonic distortion	Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone		-65		
THD		VDDS as reference, 200 kSamples/s, 9.6 kHz input tone		-70		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		-72		
	Signal-to-noise	Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone		60		
SINAD, SNDR	and	VDDS as reference, 200 kSamples/s, 9.6 kHz input tone		63		dB
CITEIT	distortion ratio	Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		68		
		Internal 4.3 V equivalent reference <sup>(2)</sup> , 200 kSamples/s, 9.6 kHz input tone		70		
SFDR	Spurious-free dynamic range	VDDS as reference, 200 kSamples/s, 9.6 kHz input tone		73		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300 Hz input tone		75		
	Conversion time	Serial conversion, time-to-output, 24 MHz clock		50		Clock Cycles
	Current consumption	Internal 4.3 V equivalent reference <sup>(2)</sup>		0.42		mA
	Current consumption	VDDS as reference		0.6		mA
	Reference voltage	Equivalent fixed internal reference (input voltage scaling enabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/ offset compensation factors stored in FCFG1	4.3	g(2) (3)		V

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

41



## 8.19.1.1 Analog-to-Digital Converter (ADC) Characteristics (続き)

 $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V and voltage scaling enabled, unless otherwise noted.<sup>(1)</sup>

Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

PARAMETER	TEST CONDITIONS	MIN TY	MAX	UNIT
Reference voltage	Fixed internal reference (input voltage scaling disabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3 V) as follows: $V_{\text{ref}} = 4.3 \text{ V} \times 1408 / 4095$	1.4	3	V
Reference voltage	VDDS as reference, input voltage scaling enabled	VDDS	3	V
Reference voltage	VDDS as reference, input voltage scaling disabled	VDDS 2.82 <sup>(3</sup>		V
Input impedance	200 kSamples/s, voltage scaling enabled. Capacitive input, Input impedance depends on sampling frequency and sampling time	>		ΜΩ

- Using IEEE Std 1241-2010 for terminology and test methods.
- (1) (2) Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3 V.
- Applied voltage must be within Absolute Maximum Ratings at all times. (3)
- (4) No missing codes.
- ADC\_output =  $\Sigma(4^n \text{ samples }) >> n$ , n = desired extra bits.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

## 8.19.2 DAC

# 8.19.2.1 Digital-to-Analog Converter (DAC) Characteristics

T<sub>c</sub> = 25 °C, V<sub>DDS</sub> = 3.0 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
enera	I Parameters	·					
	Resolution			8		Bits	
		Any load, any V <sub>REF</sub> , pre-charge OFF, DAC charge-pump ON	1.8		3.8		
/ <sub>DDS</sub>	Supply voltage	External Load <sup>(4)</sup> , any V <sub>REF</sub> , pre-charge OFF, DAC charge-pump OFF	2.0		3.8	V	
		Any load, V <sub>REF</sub> = DCOUPL, pre-charge ON	2.6		3.8		
-	Clock fraguency	Buffer ON (recommended for external load)	16		250	0 kHz	
DAC	Clock frequency	Buffer OFF (internal load)	16		1000	KΠZ	
	Voltage output settling time	V <sub>REF</sub> = VDDS, buffer OFF, internal load		13		1 / F <sub>DAC</sub>	
	Voltage output settling time	V <sub>REF</sub> = VDDS, buffer ON, external capacitive load = 20 pF <sup>(3)</sup>		13.8		171 DAC	
	External capacitive load			20	200	pF	
	External resistive load		10			МΩ	
	Short circuit current				400	μΑ	
		VDDS = 3.8 V, DAC charge-pump OFF		50.8			
		VDDS = 3.0 V, DAC charge-pump ON		51.7			
	Max output impedance Vref =	VDDS = 3.0 V, DAC charge-pump OFF		53.2			
MAX	VDDS, buffer ON, CLK 250	VDDS = 2.0 V, DAC charge-pump ON		48.7		kΩ	
	kHz	VDDS = 2.0 V, DAC charge-pump OFF		70.2			
		VDDS = 1.8 V, DAC charge-pump ON		46.3			
		VDDS = 1.8 V, DAC charge-pump OFF		88.9			
nterna	Load - Continuous Time Com	parator / Low Power Clocked Comparator					
DAII	Differential nonlinearity	V <sub>REF</sub> = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator F <sub>DAC</sub> = 250 kHz		±1		L CD(1)	
DNL	Differential nonlinearity	V <sub>REF</sub> = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator F <sub>DAC</sub> = 16 kHz		±1.2		LSB <sup>(1)</sup>	
		V <sub>REF</sub> = VDDS = 3.8 V		±0.64			
		V <sub>REF</sub> = VDDS= 3.0 V		±0.81			
	Offset error <sup>(2)</sup>	V <sub>REF</sub> = VDDS = 1.8 V		±1.27		(1)	
	Load = Continuous Time Comparator	V <sub>REF</sub> = DCOUPL, pre-charge ON		±3.43		LSB <sup>(1)</sup>	
		V <sub>REF</sub> = DCOUPL, pre-charge OFF		±2.88			
		V <sub>REF</sub> = ADCREF		±2.37			
		V <sub>REF</sub> = VDDS= 3.8 V		±0.78			
		V <sub>REF</sub> = VDDS = 3.0 V		±0.77			
	Offset error <sup>(2)</sup>	V <sub>REF</sub> = VDDS= 1.8 V		±3.46		(4)	
	Load = Low Power Clocked Comparator	V <sub>REF</sub> = DCOUPL, pre-charge ON		±3.44		LSB <sup>(1)</sup>	
	o simparator	V <sub>REF</sub> = DCOUPL, pre-charge OFF		±4.70			
		V <sub>REF</sub> = ADCREF		±4.11			
		V <sub>REF</sub> = VDDS = 3.8 V		±1.53			
		V <sub>REF</sub> = VDDS = 3.0 V		±1.71			
	Max code output voltage variation <sup>(2)</sup>	V <sub>REF</sub> = VDDS= 1.8 V		±2.10			
	Load = Continuous Time	V <sub>REF</sub> = DCOUPL, pre-charge ON		±6.00		LSB <sup>(1)</sup>	
	Comparator	V <sub>REF</sub> = DCOUPL, pre-charge OFF		±3.85			
		VREF - DCOOP L, pre-charge Or i		±3.03			

43



# 8.19.2.1 Digital-to-Analog Converter (DAC) Characteristics (続き)

 $T_c = 25 \,^{\circ}\text{C}$ ,  $V_{DDS} = 3.0 \,\text{V}$ , unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		V <sub>REF</sub> = VDDS= 3.8 V	±2.92		
	Managed a substitution to the second	V <sub>REF</sub> =VDDS= 3.0 V	±3.06		
	Max code output voltage variation <sup>(2)</sup>	V <sub>REF</sub> = VDDS= 1.8 V	±3.91		LSB <sup>(1)</sup>
	Load = Low Power Clocked Comparator	V <sub>REF</sub> = DCOUPL, pre-charge ON	±7.84		LOB
	Comparator	V <sub>REF</sub> = DCOUPL, pre-charge OFF	±4.06		
		V <sub>REF</sub> = ADCREF	±6.94		
		V <sub>REF</sub> = VDDS = 3.8 V, code 1	0.03		
		V <sub>REF</sub> = VDDS = 3.8 V, code 255	3.62		
		V <sub>REF</sub> = VDDS= 3.0 V, code 1	0.02		
		V <sub>REF</sub> = VDDS= 3.0 V, code 255	2.86		
		V <sub>REF</sub> = VDDS= 1.8 V, code 1	0.01		
	Output voltage range <sup>(2)</sup> Load = Continuous Time	V <sub>REF</sub> = VDDS = 1.8 V, code 255	1.71		V
	Comparator	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 1	0.01		V
	·	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 255	1.21		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 1	1.27		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 255	2.46		
		V <sub>REF</sub> = ADCREF, code 1	0.01		
		V <sub>REF</sub> = ADCREF, code 255	1.41		
		V <sub>REF</sub> = VDDS = 3.8 V, code 1	0.03		
		V <sub>REF</sub> = VDDS= 3.8 V, code 255	3.61		
		V <sub>REF</sub> = VDDS= 3.0 V, code 1	0.02		
		V <sub>REF</sub> = VDDS= 3.0 V, code 255	2.85		
		V <sub>REF</sub> = VDDS = 1.8 V, code 1	0.01		
	Output voltage range <sup>(2)</sup>	V <sub>REF</sub> = VDDS = 1.8 V, code 255	1.71		
	Load = Low Power Clocked Comparator	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 1	0.01		V
	·	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 255	1.21		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 1	1.27		
		V <sub>REF</sub> = DCOUPL, pre-charge ON, code 255	2.46		
		V <sub>REF</sub> = ADCREF, code 1	0.01		
		V <sub>REF</sub> = ADCREF, code 255	1.41		
xtern	ial Load (Keysight 34401A Mul	timeter)			
		V <sub>REF</sub> = VDDS, F <sub>DAC</sub> = 250 kHz	±1		
<b>I</b> L	Integral nonlinearity	V <sub>REF</sub> = DCOUPL, F <sub>DAC</sub> = 250 kHz	±1		LSB(1)
		V <sub>REF</sub> = ADCREF, F <sub>DAC</sub> = 250 kHz	±1		
NL	Differential nonlinearity	V <sub>REF</sub> = VDDS, F <sub>DAC</sub> = 250 kHz	±1		LSB <sup>(1)</sup>
		V <sub>REF</sub> = VDDS= 3.8 V	±0.20		
		V <sub>REF</sub> = VDDS= 3.0 V	±0.25		
	0.5	V <sub>REF</sub> = VDDS = 1.8 V	±0.45		. 05(1)
	Offset error	V <sub>REF</sub> = DCOUPL, pre-charge ON	±1.55		LSB <sup>(1)</sup>
		V <sub>REF</sub> = DCOUPL, pre-charge OFF	±1.30		
		V <sub>REF</sub> = ADCREF	±1.10		
		V <sub>REF</sub> = VDDS= 3.8 V	±0.60		
		V <sub>REF</sub> = VDDS= 3.0 V	±0.55		
	Max code output voltage	V <sub>REF</sub> = VDDS= 1.8 V	±0.60		10
	variation	V <sub>REF</sub> = DCOUPL, pre-charge ON	±3.45		LSB <sup>(1)</sup>
		V <sub>REF</sub> = DCOUPL, pre-charge OFF	±2.10		
		V <sub>REF</sub> = ADCREF	±1.90		

# 8.19.2.1 Digital-to-Analog Converter (DAC) Characteristics (続き)

 $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V <sub>REF</sub> = VDDS = 3.8 V, code 1		0.03		
	V <sub>REF</sub> = VDDS = 3.8 V, code 255		3.61		
	V <sub>REF</sub> = VDDS = 3.0 V, code 1		0.02		
	V <sub>REF</sub> = VDDS= 3.0 V, code 255		2.85		
	V <sub>REF</sub> = VDDS= 1.8 V, code 1		0.02		
Output voltage range Load = Low Power Clocked	V <sub>REF</sub> = VDDS = 1.8 V, code 255		1.71		v
Comparator	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 1		0.02		v
	V <sub>REF</sub> = DCOUPL, pre-charge OFF, code 255		1.20		
	V <sub>REF</sub> = DCOUPL, pre-charge ON, code 1		1.27		
	V <sub>REF</sub> = DCOUPL, pre-charge ON, code 255		2.46		
	V <sub>REF</sub> = ADCREF, code 1		0.02		
	V <sub>REF</sub> = ADCREF, code 255		1.42		

- (1) 1 LSB ( $V_{REF}$  3.8 V/3.0 V/1.8 V/DCOUPL/ADCREF) = 14.10 mV/11.13 mV/6.68 mV/4.67 mV/5.48 mV.
- (2) Includes comparator offset.
- (3) A load > 20 pF will increases the settling time.
- (4) Keysight 34401A Multimeter.

45

## 8.19.3 Temperature and Battery Monitor

## 8.19.3.1 Temperature Sensor

Measured on a Texas Instruments reference design with  $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			2		°C
Accuracy	-40 °C to 0 °C		±5.0		°C
Accuracy	0 °C to 105 °C		±3.5		°C
Supply voltage coefficient <sup>(1)</sup>			3.6		°C/V

<sup>(1)</sup> The temperature sensor is automatically compensated for VDDS variation when using the TI-provided driver.

## 8.19.3.2 Battery Monitor

Measured on a Texas Instruments reference design with  $T_c$  = 25 °C, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			25		mV
Range		1.8	-	3.8	V
Integral nonlinearity (max)			23		mV
Accuracy	VDDS = 3.0 V		22.5		mV
Offset error			-32		mV
Gain error			-1		%

Product Folder Links: CC1354P10

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

## 8.19.4 Comparators

## 8.19.4.1 Low-Power Clocked Comparator

 $T_c = 25$  °C,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER TEST CONDITIONS MIN TYP MAX UN					UNIT
FARAIVILTER	TEST CONDITIONS	IVIIIA	115	IVIAA	OIVII
Input voltage range		0		$V_{DDS}$	V
Clock frequency			SCLK_LF		
Internal reference voltage <sup>(1)</sup>	Using internal DAC with VDDS as reference voltage, DAC code = 0 - 255		0.024 - 2.865		V
Offset	Measured at V <sub>DDS</sub> / 2, includes error from internal DAC		±5		mV
Decision time	Step from –50 mV to 50 mV		1		Clock Cycle

The comparator can use an internal 8 bits DAC as its reference. The DAC output voltage range depends on the reference voltage selected. See DAC Characteristics.

## 8.19.4.2 Continuous Time Comparator

 $T_c = 25$ °C,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range <sup>(1)</sup>		0		V <sub>DDS</sub>	V
Offset	Measured at V <sub>DDS</sub> / 2		±5		mV
Decision time	Step from –10 mV to 10 mV		0.78		μs
Current consumption	Internal reference		8.6		μA

The input voltages can be generated externally and connected throughout I/Os or an internal reference voltage can be generated using the DAC.

## 8.19.5 Current Source

## 8.19.5.1 Programmable Current Source

 $T_c$  = 25 °C,  $V_{DDS}$  = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current source programmable output range (logarithmic range)		0.	25 - 20		μA
Resolution			0.25		μA

Product Folder Links: CC1354P10

47



## 8.19.6 GPIO

# 8.19.6.1 GPIO DC Characteristics


PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
T <sub>A</sub> = 25 °C, V <sub>DDS</sub> = 1.8 V				
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only		1.56	V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only		0.24	V
GPIO VOH at 4 mA load	IOCURR = 1		1.59	V
GPIO VOL at 4 mA load	IOCURR = 1		0.21	V
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V		73	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS		19	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$		1.08	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$		0.73	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points		0.35	V
T <sub>A</sub> = 25 °C, V <sub>DDS</sub> = 3.0 V				
GPIO VOH at 8 mA load	IOCURR = 2, high-drive GPIOs only		2.59	V
GPIO VOL at 8 mA load	IOCURR = 2, high-drive GPIOs only		0.42	V
GPIO VOH at 4 mA load	IOCURR = 1		2.63	V
GPIO VOL at 4 mA load	IOCURR = 1		0.40	V
T <sub>A</sub> = 25 °C, V <sub>DDS</sub> = 3.8 V				
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V		282	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS		110	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$		1.97	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$		1.55	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points		0.42	V
T <sub>A</sub> = 25 °C				
VIH	Lowest GPIO input voltage reliably interpreted as a High	0.8*V <sub>DDS</sub>		V
VIL	Highest GPIO input voltage reliably interpreted as a Low		0.2*V <sub>DDS</sub>	V

English Data Sheet: SWRS267

## 8.20 Typical Characteristics


All measurements in this section are done with  $T_c$  = 25 °C and  $V_{DDS}$  = 3.0 V, unless otherwise noted. See *Recommended Operating Conditions*,  $\cancel{tz}\cancel{D}\cancel{y}$  $=\cancel{y}\cancel{z}\cancel{y}$  8.3, for device limits. Values exceeding these limits are for reference only.

#### 8.20.1 MCU Current





## 8.20.2 RX Current





## 8.20.3 TX Current




図 8-10. TX Current vs.
Temperature (50 kbps, 868.3 MHz, +10 dBm, VDDS = 3.6 V)




図 8-11. TX Current vs. Temperature (BLE 1 Mbps, 2.44 GHz, 0 dBm)




図 8-12. TX Current vs. Supply Voltage (VDDS) (50 kbps, 868.3 MHz)




図 8-13. TX Current vs.
Supply Voltage (VDDS) (BLE 1 Mbps, 2.44 GHz, 0 dBm)



表 8-1, 表 8-2 and 表 8-3 for RGZ (7 × 7) package and 表 8-4, 表 8-5 and 表 8-6 for RSK (8 × 8) package show typical TX current and output power for different output power settings.

表 8-1. Typical TX Current and Output Power (868 MHz, VDDS = 3.6 V, RGZ package)

_	CC1354P10 RGZ at 868 MHz, VDDS = 3		
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]
0x013F	14	14.0	25.7
0xAE3F	12	12.0	22.0
0xB066	11	11.0	18.8
0x5452	10	10.0	16.7
0x8EA8	9	9.0	15.6
0x629C	8	7.9	14.0
0x15C5F	7	6.9	13.6
0x14E59	6	6.0	12.7
0x6AE8	5	5.0	11.9
0x152B7	4	3.9	12.2
0x15CAC	3	2.9	11.1
0x2466A	2	2.0	11.0
0x1389E	1	0.9	9.6
0x1329A	0	0.0	9.1
0x12A96	-1	-1.0	8.6
0x12493	-2	-2.0	8.2
0x132E7	-3	-3.0	8.6
0x12AE1	-4	-4.0	8.1
0x21CA5	-5	-5.1	8.3
0x216A0	-6	-6.0	7.8
0x2169C	-7	-7.0	7.5
0x20EF3	-8	-8.1	8.5
0x308B6	-9	-9.0	8.8
0x308AE	-10	-10.1	8.2
0x208E0	-11	-11.2	7.1
0x208DC	-12	-12.1	6.8
0x208D9	-13	-13.0	6.5
0x300F4	-14	-14.1	8.3
0x300ED	-15	-15.0	7.8
0x300E7	-16	-16.1	7.4
0x300E2	-17	-17.2	7.0
0x300DE	-18	-18.2	6.7
0x300DB	-19	-19.1	6.5
0x300D8	-20	-20.0	6.2

表 8-2. Typical TX Current and Output Power (915 MHz, VDDS = 3.3 V, RGZ package)

	CC1354P10 RGZ at 915 MHz, VDDS = 3.3 V (Measured on CC1354P10EM-XD7793-XD24-PA9093)				
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]		
0x1B83D2	20	19.3	58.8		
0x448CF	19	18.4	50.6		
0x48022	18	17.3	43.0		

# 表 8-2. Typical TX Current and Output Power (915 MHz, VDDS = 3.3 V, RGZ package) (続き)

	CC1354P10 RGZ at 915 MHz, VDDS = 3.3 V (Measured on CC1354P10EM-XD7793-XD24-PA9093)				
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]		
0x2661C	17	16.5	39.4		
0x5618	16	15.7	35.9		
0x4812	15	14.8	32.8		
0x380D	14	13.7	29.2		

## 表 8-3. Typical TX Current and Output Power (2.4 GHz, VDDS = 3.0 V, RGZ package)

	CC1354P10 RGZ at 2.4 GHz, VDDS = 3.0 V (Measured on CC1354P10EM-XD7793-XD24-PA9093)				
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]		
0x003F	5	4.8	10.3		
0x8A2C	4	4.3	9.7		
0x7420	3	3.6	9.1		
0x6018	2	2.8	8.6		
0x4665	1	2.3	8.3		
0x385F	0	1.5	7.9		
0x2E55	-3	-0.9	6.9		
0x2095	-5	-2.5	6.4		
0x2093	-6	-3.4	6.2		
0x188E	-9	-6.2	5.6		
0x0ED3	-10	-6.6	5.5		
0x0ED0	-12	-8.4	5.3		
0x08CC	-15	-11.5	4.9		
0x08C9	-18	-14.6	4.6		
0x08C8	-20	-15.8	4.5		

## 表 8-4. Typical TX Current and Output Power (868 MHz, VDDS = 3.6 V, RSK package)

	CC1354P10 RSK at 868 MHz, VDDS = 3.6 V (Measured on LP-EM-CC1354P10-1)					
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]			
0x013F	14	13.5	25.2			
0xBE33	12	12.2	18.5			
0x945F	11	11.2	16.2			
0x404E	10	10.1	14.5			
0x78A3	9	9.2	13.6			
0x17065	8	8.1	13.0			
0x1545C	7	7.1	11.9			
0x14656	6	6.1	11.0			
0x13851	5	4.9	10.2			
0x166B1	4	3.9	10.5			
0x24E6D	3	2.9	10.2			
0x24665	2	1.9	9.4			
0x1389B	1	1.0	8.3			
0x13297	0	0.1	7.9			
0x146F2	-1	-1.1	8.6			
0x22AB6	-2	-2.2	8.7			
0x132E3	-3	-3.0	7.4			



# 表 8-4. Typical TX Current and Output Power (868 MHz, VDDS = 3.6 V, RSK package) (続き)

	CC1354P10 RSK at 868 MHz, VDDS = 3.6 V (Measured on LP-EM-CC1354P10-1)				
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]		
0x12ADD	-4	-4.1	6.9		
0x21CA1	-5	-5.1	7.1		
0x21C9C	-6	-6.1	6.7		
0x11CD3	-7	-6.9	6.0		
0x30EB8	-8	-8.1	8.1		
0x216E7	-9	-9.1	6.9		
0x216E1	-10	-10.2	6.4		
0x20EDD	-11	-11.1	6.1		
0x20ED9	-12	-12.1	5.8		
0x20ED6	-13	-13.1	5.6		
0x308EF	-14	-14.1	7.1		
0x208D1	-15	-15.2	5.2		
0x208CF	-16	-16.2	5.1		
0x308DF	-17	-17.0	6.0		
0x308DB	-18	-18.2	5.8		
0x300D8	-19	-18.8	5.6		
0x300D5	-20	-19.9	5.4		

# 表 8-5. Typical TX Current and Output Power (915 MHz, VDDS = 3.3 V, RSK package)

	CC1354P10 RSK at 915 MHz, VDDS = 3.3 V (Measured on LP-EM-CC1354P10-1)				
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]		
0x1B83D2	20	19.6	69.6		
0x448CF	19	17.6	55.2		
0x48022	18	16.6	46.8		
0x2661C	17	16.0	43.1		
0x5618	16	15.3	39.7		
0x5619	15	14.5	36.3		
0x380D	14	13.4	32.5		

## 表 8-6. Typical TX Current and Output Power (2.4 GHz, VDDS = 3.0 V, RSK package)

CC1354P10 RSK at 2.4 GHz, VDDS = 3.0 V (Measured on LP-EM-CC1354P10-1)					
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]		
0x003F	5	4.7	9.4		
0x8029	4	3.9	8.7		
0x5C1D	3	3.0	8.1		
0x4616	2	2.1	7.6		
0x3263	1	1.1	7.2		
0x2A5E	0	0.2	6.9		
0x1CE6	-3	-2.8	6.1		
0x1695	-5	-4.6	5.6		
0x1693	-6	-5.6	5.4		
0x0E8E	-9	-8.6	5.0		
0x00D2	-10	-9.9	4.9		
0x088A	-12	-12.0	4.6		

Product Folder Links: CC1354P10

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated




# 表 8-6. Typical TX Current and Output Power (2.4 GHz, VDDS = 3.0 V, RSK package) (続き)


CC1354P10 RSK at 2.4 GHz, VDDS = 3.0 V (Measured on LP-EM-CC1354P10-1)					
txPower	TX Power Setting (SmartRF Studio)	Typical Current Consumption [mA]			
0x08CC	-15	-14.6	4.4		
0x00C9	-18	-17.6	4.3		
0x00C7	-20	-20.2	4.1		

55



#### 8.20.4 RX Performance






57



## 8.20.5 TX Performance






図 8-31. Output Power vs. Frequency (50 kbps, 868 MHz, +14 dBm)




図 8-32. Output Power vs. Frequency (50 kbps, 915 MHz, +14 dBm)




図 8-33. Output Power vs. Frequency (BLE 1 Mbps, 2.44 GHz, 0 dBm)





図 8-34. Output Power vs. Frequency (BLE 1 Mbps, 2.44 GHz, +5 dBm)

59



#### 8.20.6 ADC Performance



# 9 Detailed Description

#### 9.1 Overview

Throughout this section, see the Technical Reference Manual listed in Section 11.2 for more details.

### 9.2 System CPU

The CC1354P10 SimpleLink<sup>™</sup> Wireless MCU contains an Arm<sup>®</sup> Cortex<sup>®</sup>-M33 system CPU with TrustZone<sup>®</sup>, which runs the application and the higher layers of radio protocol stacks.

The system CPU is the foundation of a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

Its features include the following:

- ARMv8-M architecture with TrustZone<sup>®</sup> security extension optimized for small-footprint embedded applications
- Arm Thumb®-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit Arm core in a compact memory size
- 8 regions of non-secure memory protected regions
- · 8 regions of secure memory protected regions
- 4 regions of Security Attribute Unit (SAU)
- · Single-cycle multiply instruction and hardware divide
- Digital signal processing (DSP) extension
- IEEE 754-compliant single-precision Floating Point Unit (FPU)
- · Fast code execution permits increased sleep mode time
- · Deterministic, high-performance interrupt handling for time-critical applications
- Full debug with data matching for watchpoint generation
  - Data Watchpoint and Trace Unit (DWT)
  - JTAG Debug Access Port (DAP)
  - Flash Patch and Breakpoint Unit (FPB)
- Trace support reduces the number of pins required for debugging and tracing
  - Instrumentation Trace Macrocell Unit (ITM)
  - Trace Port Interface Unit (TPIU) with asynchronous serial wire output (SWO)
- Optimized for single-cycle flash memory access
- Tightly connected to 8 kB 4-way random replacement cache for minimal active power consumption and wait states
- Ultra-low-power consumption with integrated sleep modes
- 48 MHz operation

English Data Sheet: SWRS267



## 9.3 Radio (RF Core)

The RF Core is a highly flexible and future proof radio module which contains an Arm Cortex-M0 processor that interfaces the analog RF and base-band circuitry, handles data to and from the system CPU side, and assembles the information bits in a given packet structure. The RF core offers a high level, command-based API to the main CPU that configurations and data are passed through. The Arm Cortex-M0 processor is not programmable by customers and is interfaced through the TI-provided RF driver that is included with the SimpleLink Software Development Kit (SDK).

The RF core can autonomously handle the time-critical aspects of the radio protocols, thus offloading the main CPU, which reduces power and leaves more resources for the user application. Several signals are also available to control external circuitry such as RF switches or range extenders autonomously.

Dual-band and multiprotocol solutions are enabled through time-sliced access of the radio, handled transparently for the application through the TI-provided RF driver and dual-mode manager.

The various physical layer radio formats are partly built as a software defined radio where the radio behavior is either defined by radio ROM contents or by non-ROM radio formats delivered in form of firmware patches with the SimpleLink SDKs. This allows the radio platform to be updated for support of future versions of standards even with over-the-air (OTA) updates while still using the same silicon.

注

Not all combinations of features, frequencies, data rates, and modulation formats described in this chapter are supported. Over time, TI can enable new physical radio formats (PHYs) for the device and provides performance numbers for selected PHYs in the data sheet. Supported radio formats for a specific device, including optimized settings to use with the TI RF driver, are included in the SmartRF Studio tool with performance numbers of selected formats found in セクション 8.

Product Folder Links: CC1354P10

Copyright © 2024 Texas Instruments Incorporated

### 9.3.1 Proprietary Radio Formats

The CC1354P10 radio can support a wide range of physical radio formats through a set of hardware peripherals combined with firmware available in the device ROM, covering various customer needs for optimizing towards parameters such as speed or sensitivity. This allows great flexibility in tuning the radio both to work with legacy protocols as well as customizing the behavior for specific application needs.

表 9-1 gives a simplified overview of features of the various radio formats available in ROM. Other radio formats may be available in the form of radio firmware patches or programs through the Software Development Kit (SDK) and may combine features in a different manner, as well as add other features.

表 9	-1.	<b>Feature</b>	Sup	port
-----	-----	----------------	-----	------

Feature	Main 2-(G)FSK Mode	High Data Rates	Low Data Rates	SimpleLink™ Long Range
Programmable preamble, sync word and CRC	Yes	Yes	Yes	No
Programmable receive bandwidth	Yes	Yes	Yes (down to 4 kHz)	Yes
Data / Symbol rate <sup>(3)</sup>	20 to 1000 kbps	≤ 2 Msps	≤ 100 ksps	≤ 20 ksps
Modulation format	2-(G)FSK	2-(G)FSK 4-(G)FSK	2-(G)FSK 4-(G)FSK	2-(G)FSK
Dual Sync Word	Yes	Yes	No	No
Carrier Sense (1) (2)	Yes	No	No	No
Preamble Detection <sup>(2)</sup>	Yes	Yes	Yes	No
Data Whitening	Yes	Yes	Yes	Yes
Digital RSSI	Yes	Yes	Yes	Yes
CRC filtering	Yes	Yes	Yes	Yes
Direct-sequence spread spectrum (DSSS)	No	No	No	1:2 1:4 1:8
Forward error correction (FEC)	No	No	No	Yes
Link Quality Indicator (LQI)	Yes	Yes	Yes	Yes

<sup>(1)</sup> Carrier Sense can be used to implement HW-controlled listen-before-talk (LBT) and Clear Channel Assessment (CCA) for compliance with such requirements in regulatory standards. This is available through the CMD\_PROP\_CS radio API.

#### 9.3.2 Bluetooth 5.3 Low Energy

The RF Core offers full support for Bluetooth 5.3 Low Energy, including the high speed 2 Mbps physical layer and the 500 kbps and 125 kbps long range PHYs (Coded PHY) through the TI provided Bluetooth 5.3 stack or through a high-level Bluetooth API. The Bluetooth 5.3 PHY and part of the controller are in radio and system ROM, providing significant savings in memory usage and more space available for applications.

The new high-speed mode allows data transfers up to 2 Mbps, twice the speed of Bluetooth 4.2 and five times the speed of Bluetooth 4.0, without increasing power consumption. In addition to faster speeds, this mode offers significant improvements for energy efficiency and wireless coexistence with reduced radio communication time.

Bluetooth 5.3 also enables unparalleled flexibility for adjustment of speed and range based on application needs, which capitalizes on the high-speed or long-range modes respectively. Data transfers are now possible at 2 Mbps, enabling development of applications using voice, audio, imaging, and data logging that were not previously an option using Bluetooth low energy. With high-speed mode, existing applications deliver faster responses, richer engagement, and longer battery life. Bluetooth 5.3 enables fast, reliable firmware updates.

<sup>(2)</sup> Carrier Sense and Preamble Detection can be used to implement sniff modes where the radio is duty cycled to save power.

<sup>(3)</sup> Data rates are only indicative. Data rates outside this range may also be supported. For some specific combinations of settings, a smaller range might be supported.



## 9.3.3 802.15.4 Thread, Zigbee, and 6LoWPAN

Through a dedicated IEEE radio API, the RF Core supports the 2.4 GHz IEEE 802.15.4-2011 physical layer (2 Mchips per second Offset-QPSK with DSSS 1:8), used in Thread, Zigbee, and 6LoWPAN protocols. The 802.15.4 PHY and MAC are in radio and system ROM. TI also provides royalty-free protocol stacks for Thread and Zigbee as part of the SimpleLink SDK, enabling a robust end-to-end solution.



## 9.4 Memory

The up to 1024 kB nonvolatile (Flash) memory provides storage for code and data. The flash memory is insystem programmable and erasable. The last flash memory sector must contain a Customer Configuration section (CCFG) that is used by boot ROM and TI provided drivers to configure the device. This configuration is done through the ccfg.c source file that is included in all TI provided examples.

The ultra-low leakage system static RAM (SRAM) is split into up to eight 32 kB blocks and can be used for both storage of data and execution of code. Retention of SRAM contents in Standby power mode is enabled by default and included in Standby mode power consumption numbers. Parity checking for detection of bit errors in memory is built-in, which reduces chip-level soft errors and thereby increases reliability. Parity can be disabled for an additional 32 kB which can be allocated for general purpose SRAM. System SRAM is always initialized to zeroes upon code execution from boot.

To improve code execution speed and lower power when executing code from nonvolatile memory, a 4-way nonassociative 8 kB cache is enabled by default to cache and prefetch instructions read by the system CPU. The cache can be used as a general-purpose RAM by enabling this feature in the Customer Configuration Area (CCFG).

There is a 4 kB ultra-low leakage SRAM available for use with the Sensor Controller Engine which is typically used for storing Sensor Controller programs, data and configuration parameters. This RAM is also accessible by the system CPU. The Sensor Controller RAM is not cleared to zeroes between system resets.

The ROM includes a TI-RTOS kernel and low-level drivers, as well as significant parts of selected radio stacks, which frees up flash memory for the application. The ROM also contains a serial (SPI and UART) bootloader that can be used for initial programming of the device.

#### 9.5 Sensor Controller

The Sensor Controller contains circuitry that can be selectively enabled in both Standby and Active power modes. The peripherals in this domain can be controlled by the Sensor Controller Engine, which is a proprietary power-optimized CPU. This CPU can read and monitor sensors or perform other tasks autonomously; thereby significantly reducing power consumption and offloading the system CPU.

The Sensor Controller Engine is user programmable with a simple programming language that has syntax similar to C. This programmability allows for sensor polling and other tasks to be specified as sequential algorithms rather than static configuration of complex peripheral modules, timers, DMA, register programmable state machines, or event routing.

### The main advantages are:

- Flexibility data can be read and processed in unlimited manners while still ensuring ultra-low power
- 2 MHz low-power mode enables lowest possible handling of digital sensors
- · Dynamic reuse of hardware resources
- 40-bit accumulator supporting multiplication, addition and shift
- Observability and debugging options

Sensor Controller Studio is used to write, test, and debug code for the Sensor Controller. The tool produces C driver source code, which the System CPU application uses to control and exchange data with the Sensor Controller. Typical use cases may be (but are not limited to) the following:

- · Read analog sensors using integrated ADC or comparators
- Interface digital sensors using GPIOs, SPI, UART, or I<sup>2</sup>C (UART and I<sup>2</sup>C are bit-banged)
- Capacitive sensing
- · Waveform generation
- Very low-power pulse counting (flow metering)
- Key scan

The peripherals in the Sensor Controller include the following:

- The low-power clocked comparator can be used to wake the system CPU from any state in which the comparator is active. A configurable internal reference DAC can be used in conjunction with the comparator. The output of the comparator can also be used to trigger an interrupt or the ADC.
- Capacitive sensing functionality is implemented through the use of a constant current source, a time-to-digital
  converter, and a comparator. The continuous time comparator in this block can also be used as a higheraccuracy alternative to the low-power clocked comparator. The Sensor Controller takes care of baseline
  tracking, hysteresis, filtering, and other related functions when these modules are used for capacitive
  sensing.

Product Folder Links: CC1354P10

- The ADC is a 12-bit 200 ksps ADC with eight inputs and a built-in voltage reference. The ADC can be triggered by many different sources including timers, I/O pins, software, and comparators.
- The analog modules can connect to up to eight different GPIOs.
- Dedicated SPI master with up to 6 MHz clock speed.

The peripherals in the Sensor Controller can also be controlled from the main application processor.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated

## 9.6 Cryptography

The CC1354P10 device comes with a wide set of modern cryptography-related hardware accelerators, drastically reducing code footprint and execution time for cryptographic operations. It also has the benefit of being lower power and improves availability and responsiveness of the system because the cryptography operations runs in a background hardware thread.

Together with a large selection of open-source cryptography libraries provided with the Software Development Kit (SDK), this allows for secure and future proof IoT applications to be easily built on top of the platform. The hardware accelerator modules are:

- True Random Number Generator (TRNG) module provides a true, nondeterministic noise source for the purpose of generating keys, initialization vectors (IVs), and other random number requirements. The TRNG is built on 24 ring oscillators that create unpredictable output to feed a complex nonlinear-combinatorial circuit.
- Secure Hash Algorithm 2 (SHA-2) with support for SHA224, SHA256, SHA384, and SHA512.
- Advanced Encryption Standard (AES) with 128, 192 and 256 bit key lengths.
- Public Key Accelerator Hardware accelerator supporting mathematical operations needed for elliptic curves up to 512 bits.

Through use of these modules and the TI provided cryptography drivers, the following capabilities are available for an application or stack:

### Key Agreement Schemes

- Elliptic Curve Diffie—Hellman with static or ephemeral keys (ECDH and ECDHE)
- Elliptic curve Password Authenticated Key Exchange by Juggling (ECJ-PAKE)

## Signature Processing

- Elliptic curve Diffie-Hellman Digital Signature Algorithm (ECDSA)
- Edwards-curve Digital Signature Algorithm (EdDSA)

## Curve Support

- Short Weierstrass form, such as:
  - NIST-P224 (secp224r1), NIST-P256 (secp256r1), NIST-P384 (secp384r1), NIST-P521 (secp521r1)
  - Brainpool-256R1, Brainpool-384R1, Brainpool-512R1
- Montgomery form, such as:
  - Curve25519
- Twisted Edwards form, such as:
  - Ed25519

#### **Message Authentication Codes**

- AEC CBC-MAC
- AES CMAC
- HMAC with SHA224, SHA256, SHA384 and SHA512

## Block cipher mode of operation

- AES CCM and AES CCM-Star
- AES GCM
- AES ECB
- AES CBC
- AES CTR

#### Hash Algorithm

- SHA224
- SHA256
- SHA384
- **SHA512**

### True random number generation

Other capabilities, such as RSA encryption and signatures (using keys as large as 2048 bits) as well as other ECC curves such as Curve1174, can be implemented using the provided public key accelerator but are not part of the TI SimpleLink SDK for the CC1354P10 device.

Product Folder Links: CC1354P10

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

67



#### 9.7 Timers

A large selection of timers are available as part of the CC1354P10 device. These timers are:

## Real-Time Clock (RTC)

A 70-bit 3-channel timer running on the 32 kHz low frequency system clock (SCLK\_LF). This timer is available in all power modes except Shutdown. The timer can be calibrated to compensate for frequency drift when using the LF RCOSC as the low frequency system clock. If an external LF clock with frequency different from 32.768 kHz is used, the RTC tick speed can be adjusted to compensate for this. When using TI-RTOS, the RTC is used as the base timer in the operating system and should thus only be accessed through the kernel APIs such as the Clock module. The real time clock can also be read by the Sensor Controller Engine to timestamp sensor data and also has dedicated capture channels. By default, the RTC halts when a debugger halts the device.

### General Purpose Timers (GPTIMER)

The four flexible GPTIMERs can be used as either  $4 \times 32$  bit timers or  $8 \times 16$  bit timers, all running on up to 48 MHz. Each of the 16- or 32-bit timers support a wide range of features such as one-shot or periodic counting, pulse width modulation (PWM), time counting between edges and edge counting. The inputs and outputs of the timer are connected to the device event fabric, which allows the timers to interact with signals such as GPIO inputs, other timers, DMA and ADC. The GPTIMERs are available in Active and Idle power modes.

#### Sensor Controller Timers

The Sensor Controller contains 3 timers:

The Sensor Controller contains 3 timers: AUX Timer 0 and 1 are 16-bit timers with a 2<sup>N</sup> prescaler. Timers can either increment on a clock or on each edge of a selected tick source. Both one-shot and periodical timer modes are available.

AUX Timer 2 is a 16-bit timer that can operate at 24 MHz, 2 MHz or 32 kHz independent of the Sensor Controller functionality. There are 4 capture or compare channels, which can be operated in one-shot or periodical modes. The timer can be used to generate events for the Sensor Controller Engine or the ADC, as well as for PWM output or waveform generation.

#### Radio Timer

A multichannel 32-bit timer running at 4 MHz is available as part of the device radio. The radio timer is typically used as the timing base in wireless network communication using the 32-bit timing word as the network time. The radio timer is synchronized with the RTC by using a dedicated radio API when the device radio is turned on or off. This ensures that for a network stack, the radio timer seems to always be running when the radio is enabled. The radio timer is in most cases used indirectly through the trigger time fields in the radio APIs and should only be used when running the accurate 48 MHz high frequency crystal is the source of SCLK\_HF.

#### Watchdog Timer

The watchdog timer is used to regain control if the system operates incorrectly due to software errors. It is typically used to generate an interrupt and reset the device for the case where periodic monitoring of the system components and tasks fails to verify proper functionality. The watchdog timer runs on a 1.5 MHz clock rate and cannot be stopped once enabled. The watchdog timer continues to run in Standby power mode but pauses when a debugger halts the device.

#### Always On Watchdog Timer (AON WDT)

The Always On Watchdog Timer is used during standby to regain control when the system has failed due to a software error or failure of an external device to respond in the expected way. It generates a reset when its configured time-out counter reaches zero and cannot be stopped once started, unless by asserting a device

Product Folder Links: CC1354P10

Copyright © 2024 Texas Instruments Incorporated



reset. The Always-on watchdog timer runs in Standby power mode and may pause when a debugger halts the device.

69

## 9.8 Serial Peripherals and I/O

The SPI interface provides a standardized synchronous serial interface to communicate with devices compatible with SPI (3 and 4 wire), MICROWIRE and TI Synchronous Serial Format. The SPIs support master/slave operation up to 12 MHz, programmable clock bit rate with prescaler, as well as configurable phase and polarity.

The UART interface implements universal asynchronous receiver and transmitter functions. The UART supports flexible baud-rate generation up to a maximum of 3 Mbps with FIFO, multiple data sizes, stop and parity bits as well as hardware handshake.

The I<sup>2</sup>S interface provides a standardized interface to exchange digital audio with devices compatible with this standard, including ADCs, DACs and CODECs, The I<sup>2</sup>S can also receive pulse-density modulation (PDM) data from devices such as digital microphones and perform conversion to PCM data.

The I<sup>2</sup>C interface enables low speed serial communications with devices compatible with the I<sup>2</sup>C standard. The I<sup>2</sup>C interface can handle both standard (100 kHz) and fast (400 kHz) speeds, as well as four modes of operation: master transmit/receive and slave transmit/receive.

The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs have high-drive capabilities, which are marked in **bold** in セクション 7. All digital peripherals can be connected to any digital pin on the device.

## 9.9 Battery and Temperature Monitor

A combined temperature and battery voltage monitor is available in the CC1354P10 device. The battery and temperature monitor allows an application to continuously monitor on-chip temperature and supply voltage and respond to changes in environmental conditions as needed. The module contains window comparators to interrupt the system CPU when temperature or supply voltage go outside defined windows. These events can also be used to wake up the device from Standby mode through the Always-On (AON) event fabric.

## 9.10 µDMA

The device includes a direct memory access (µDMA) controller. The µDMA controller provides a way to offload data-transfer tasks from the system CPU, thus allowing for more efficient use of the processor and the available bus bandwidth. The µDMA controller can perform a transfer between memory and peripherals. The µDMA controller has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

Some features of the µDMA controller include the following (this is not an exhaustive list):

- Highly flexible and configurable channel operation of up to 32 channels
- Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral
- Data sizes of 8, 16, and 32 bits
- · Ping-pong mode for continuous streaming of data

#### 9.11 Debug

The debug subsystem implements two IEEE standards for debug and test purposes:

IEEE 1149.7 Class 4: Reduced-pin and Enhanced-functionality Test Access Port and Boundary-scan Architecture. This is known by the acronym cJTAG (compact JTAG) and this device uses only two pins to communicate to the target: TMS (JTAG TMSC) and TCK (JTAG TCKC). This is the default mode of operation.

IEEE standard 1149.1: Test Access Port and Boundary Scan Architecture Test Access Port (TAP). This standard is known by the acronym JTAG and this device uses four pins to communicate to the target: TMS (JTAG\_TMSC), TCK (JTAG\_TCKC), TDI (JTAG\_TDI) and TDO (JTAG\_TDO).



The debug subsystem also implements a user-configurable firewall to control unauthorized access to debug/test ports.

Also featured is **EnergyTrace/EnergyTrace++**. This technology implements an improved method for measuring MCU current consumption, which features a very high dynamic range (from sub-µA to hundreds of mA), high sample rate (up to 256 kSamples/s) and the ability to track the CPU and peripheral power states.

Two modes of operation can be configured. **EnergyTrace** measures the overall MCU current consumption and allows maximum accuracy and speed to track ultra low-power states as well as the fast power transitions during radio transmission and reception. **EnergyTrace++** tracks the various power states of both the CPU and its Peripherals as well as the system clocks, allowing a close monitoring of the overall device activity.

71



## 9.12 Power Management

To minimize power consumption, the CC1354P10 supports a number of power modes and power management features (see 表 9-2).

表 9-2. Power Modes

MODE	SOFTWARE CONFIGURABLE POWER MODES				
MODE	ACTIVE	IDLE	STANDBY	SHUTDOWN	HELD
CPU	Active	Off	Off	Off	Off
Flash	On	Available	Off	Off	Off
SRAM	On	On	Retention	Off	Off
Supply System	On	On	Duty Cycled	Off	Off
Register and CPU retention	Full	Full	Partial	No	No
SRAM retention	Full	Full	Full	No	No
48 MHz high-speed clock (SCLK_HF)	XOSC_HF or RCOSC_HF	XOSC_HF or RCOSC_HF	Off	Off	Off
2 MHz medium-speed clock (SCLK_MF)	RCOSC_MF	RCOSC_MF	Available	Off	Off
32 kHz low-speed clock (SCLK_LF)	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	Off	Off
Peripherals	Available	Available	Off	Off	Off
Sensor Controller	Available	Available	Available	Off	Off
Wake-up on RTC	Available	Available	Available	Off	Off
Wake-up on pin edge	Available	Available	Available	Available	Off
Wake-up on reset pin	On	On	On	On	On
Brownout detector (BOD)	On	On	Duty Cycled	Off	Off
Power-on reset (POR)	On	On	On	Off	Off
Watchdog timer (WDT)	Available	Available	Paused	Off	Off
Always-on Watchdog timer (AON_WDT)	Available	Available	Available	Off	Off

In **Active** mode, the application system CPU is actively executing code. Active mode provides normal operation of the processor and all of the peripherals that are currently enabled. The system clock can be any available clock source (see 表 9-2).

In **Idle** mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event brings the processor back into active mode.

In **Standby** mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or Sensor Controller event is required to bring the device back to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In **Shutdown** mode, the device is entirely turned off (including the AON domain and Sensor Controller), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a *wake from shutdown pin* wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or power-on reset by reading the reset status register. The only state retained in this mode is the latched I/O state and the flash memory contents.

かせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: CC1354P10

The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor Controller independently of the system CPU. This means that the system CPU does not have to wake up, for example to perform an ADC sampling or poll a digital sensor over SPI, thus saving both current and wake-up time that would otherwise be wasted. The Sensor Controller Studio tool enables the user to program the Sensor Controller, control its peripherals, and wake up the system CPU as needed. All Sensor Controller peripherals can also be controlled by the system CPU.

注

The power, RF and clock management for the CC1354P10 device require specific configuration and handling by software for optimized performance. This configuration and handling is implemented in the TI-provided drivers that are part of the CC1354P10 software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete SDK with TI-RTOS (optional), device drivers, and examples is offered free of charge in source code.

## 9.13 Clock Systems

The CC1354P10 device has several internal system clocks.

The 48 MHz SCLK\_HF is used as the main system (MCU and peripherals) clock. This can be driven by the internal 48 MHz RC Oscillator (RCOSC\_HF) or an external 48 MHz crystal (XOSC\_HF). Radio operation requires an external 48 MHz crystal.

SCLK\_MF is an internal 2 MHz clock that is used by the Sensor Controller in low-power mode and also for internal power management circuitry. The SCLK\_MF clock is always driven by the internal 2 MHz RC Oscillator (RCOSC\_MF).

SCLK\_LF is the 32.768 kHz internal low-frequency system clock. It can be used by the Sensor Controller for ultra-low-power operation and is also used for the RTC and to synchronize the radio timer before or after Standby power mode. SCLK\_LF can be driven by the internal 32.8 kHz RC Oscillator (RCOSC\_LF), a 32.768 kHz watch-type crystal, or a clock input on any digital IO.

When using a crystal or the internal RC oscillator, the device can output the 32 kHz SCLK\_LF signal to other devices, thereby reducing the overall system cost.

#### 9.14 Network Processor

Depending on the product configuration, the CC1354P10 device can function as a wireless network processor (WNP - a device running the wireless protocol stack with the application running on a separate host MCU), or as a system-on-chip (SoC) with the application and protocol stack running on the system CPU inside the device.

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.

English Data Sheet: SWRS267



## 10 Application, Implementation, and Layout

注

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

For general design guidelines and hardware configuration guidelines, refer to CC13xx/CC26xx Hardware Configuration and PCB Design Considerations Application Report.

For optimum RF performance, especially when using the high-power PA, it is important to accurately follow the reference design with respect to component values and layout. Failure to do so may lead to reduced RF performance due to balun mismatch. The amplitude and phase balance through the balun must be <1 dB and <6 degrees, respectively.

PCB stack-up is also critical for proper operation. The CC1354P10 EVMs and characterization boards are using a finished thickness between the top layer (RF signals) and layer 2 (ground plane) of 175 µm. It is very important to use the same substrate thickness, or slightly thicker, in an end product implementing the CC1354P10 device.

Integrated balun devices can be used both at sub-1 GHz frequencies and at 2.4 GHz. The following baluns are recommended for CC1354P10 high-power PA output:

- Johanson Technology 1720BL15B0200E
- Anaren BD0826J50200AH

## 10.1 Reference Designs

The following reference designs should be followed closely when implementing designs using the CC1354P10 device.

Special attention must be paid to RF component placement, decoupling capacitors and DC/DC regulator components, as well as ground connections for all of these.

•	
CC1352PEM-XD7793- XD24-PA9093 Design Files	The CC1352PEM-XD7793-XD24-PA9093 reference design provides schematic, layout and production files for the characterization board used for deriving the performance number found in this document. This board includes tuning for 915 MHz on the high-power PA output.
CC1352PEM-XD7793- XD24-PA24 Design Files	The CC1352PEM-XD7793-XD24-PA24 reference design provides schematic, layout and production files for the characterization board used for deriving the performance number found in this document. This board includes tuning for 2.4 GHz on the high-power PA output.
LP-EM-CC1354P10-1	Detailed schematics and layouts for the multi-band CC1354P10 LaunchPad

Design Files

evaluation board featuring 868/915 MHz RF matching on the 20 dBm PA output and up to 5 dBm TX power at 2.4 GHz.

LP-EM-CC1354P10-6 Design Files

Detailed schematics and layouts for the multi-band CC1354P10 LaunchPad evaluation board featuring 2.4 GHz RF matching optimized for 10 dBm operation on the 20 dBm PA output and up to 13 dBm TX power at 433 MHz.

Sub-1 GHz and 2.4 GHz Antenna Kit for LaunchPad ™ Development Kit and SensorTag

The antenna kit allows real-life testing to identify the optimal antenna for your application. The antenna kit includes 16 antennas for frequencies from 169 MHz to 2.4 GHz, including:

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



- PCB antennas
- · Helical antennas
- · Chip antennas
- Dual-band antennas for 868 MHz and 915 MHz combined with 2.4 GHz

The antenna kit includes a JSC cable to connect to the Wireless MCU LaunchPad Development Kits and SensorTags.

75

Product Folder Links: CC1354P10



## 11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed as follows.

### 11.1 Tools and Software

The CC1354P10 device is supported by a variety of software and hardware development tools.

## **Development Kit**

CC1354P10-1 LaunchPad™ Development Kit

The CC1354P10-1 LaunchPad ™ Development Kit enables development of high-performance wireless applications in the 863 - 930 MHz and 2.4 GHz frequency bands that benefit from low-power operation. The kit features the CC1354P10 multi-band and multiprotocol SimpleLink™ Wireless MCU with an integrated High-Power Amplifier. The kit works with the LaunchPad ecosystem, easily enabling additional functionality like sensors, display, and more.

The RF configuration of the LaunchPad enables up to +20 dBm output power for 863 to 930 MHz and +5 dBm output power for 2.4 GHz.

CC1354P10-6 LaunchPad™ Development Kit

The CC1354P10-6 LaunchPad ™ Development Kit enables development of high-performance wireless applications in the 863 - 930 MHz and 2.4 GHz frequency bands that benefit from low-power operation. The kit features the CC1354P10 multi-band and multiprotocol SimpleLink™ Wireless MCU with an integrated High-Power Amplifier. The kit works with the LaunchPad ecosystem, easily enabling additional functionality like sensors, display, and more. The built-in EnergyTrace™ software is an energy-based code analysis tool that measures and displays the application's energy profile and helps to optimize it for ultra-low power consumption.

The RF configuration of the LaunchPad enables up to +14 dBm output power for 863 to 930 MHz and +20 dBm output power for 2.4 GHz.

LP-XDS110 LaunchPad™ Debug Probe

The LP-XDS110 LaunchPad™ Debug Probe enables development of high-performance wireless applications in the entire family of LP-EM LaunchPad™ development boards. Featuring a seamless connection with the new 20-pin LP-EM Debug connector, it supports not only multiple standards such as JTAG/cJTAG/SWD but also a UART backchannel for maximum debugging flexibility. It also features an Arm® 10-pin Debug connector to perform debugging in any custom board.

LP-XDS110ET LaunchPad™ Debug Probe

The LP-XDS110ET LaunchPad™ Debug Probe enables development of high-performance wireless applications in the entire family of LP-EM LaunchPad™ development boards. Featuring a seamless connection with the new 20-pin LP-EM Debug connector, it supports not only multiple standards such as JTAG/cJTAG/SWD but also a UART backchannel for maximum debugging flexibility. In addition, it also features an Arm® 10-pin Debug connector to perform debugging in any custom board. This Debug Probe also features the XDS110 EnergyTrace™ technology, which is a new method for measuring the current consumption that captures the complete operational profile of the wireless MCU.

TMDSEMU110-U Debug Probe

The TMDSEMU110-U Debug Probe enables development of high-performance wireless applications in the entire family of SimpleLink™ LaunchPad™ development boards. Featuring a convenient enclosure, which grants the proper mechanical robustness for field and production environments, it supports not only multiple standards such as JTAG/cJTAG/SWD but also a UART backchannel and four GPIOs for maximum debugging flexibility. In addition, the expansion connector allows using the TMDSEMU110-ETH add-on (sold separately), which adds the full featured XDS110 EnergyTrace™ technology with



variable supply voltage from 1.8V to 3.6V and up to 800 mA of supply current. The XDS110 EnergyTrace<sup>™</sup> technology is a new method for measuring the current consumption that captures the complete operational profile of the wireless MCU.

77

Product Folder Links: CC1354P10



#### **Software**

SimpleLink™ LOWPOWER F2 SDK

The SimpleLink™ LOWPOWER F2 Software Development Kit (SDK) provides a complete package for the development of wireless applications on the CC13XX / CC26XX family of devices. The SDK includes a comprehensive software package for the CC1354P10 device, including the following protocol stacks:

- Bluetooth Low Energy 4 and 5.3
- Thread (based on OpenThread)
- TI Z-Stack (Zigbee 3.0)
- TI 15.4-Stack an IEEE 802.15.4-based star networking solution for Sub-1 GHz and 2.4 GHz
- · EasyLink a large set of building blocks for building proprietary RF software stacks
- Multiprotocol support concurrent operation between stacks using the Dynamic Multiprotocol Manager (DMM)
- TI Wi-SUN FAN Stack
- Matter

The SimpleLink™ LOWPOWER F2 SDK is part of TI's SimpleLink™ MCU platform, offering a single development environment that delivers flexible hardware, software and tool options for customers developing wired and wireless applications. For more information about the SimpleLink™ MCU Platform, visit ti.com/simplelink.

## **Development Tools**

Code Composer Studio™ Integrated Development Environment (IDE)

Code Composer Studio is an integrated development environment (IDE) that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse® software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.

CCS has support for all SimpleLink™ Wireless MCUs and includes support for EnergyTrace <sup>™</sup> software (application energy usage profiling). A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink™ SDK.

Code Composer Studio is provided free of charge when used in conjunction with the XDS debuggers included on a LaunchPad Development Kit.

Code Composer Studio™ Cloud IDE

Code Composer Studio (CCS) Cloud is a web-based IDE that allows you to create, edit and build CCS and Energia™ projects. After you have successfully built your project, you can download and run on your connected LaunchPad. Basic debugging, including features like setting breakpoints and viewing variable values is now supported with CCS Cloud.

IAR Embedded Workbench® for Arm®

IAR Embedded Workbench<sup>®</sup> is a set of development tools for building and debugging embedded system applications using assembler, C and C++. It provides a completely integrated development environment that includes a project manager, editor, and build tools. IAR has support for all SimpleLink<sup>™</sup> Wireless MCUs. It offers broad debugger support, including XDS110, IAR I-jet<sup>™</sup> and Segger J-Link<sup>™</sup>. A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink<sup>™</sup> SDK. IAR is also supported out-of-the-box on most software examples provided as part of the SimpleLink<sup>™</sup> SDK.

A 30-day evaluation or a 32 kB size-limited version is available through jar.com.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



SmartRF™ Studio SmartRF™ Studio is a Windows® application that can be used to evaluate and configure SimpleLink™ Wireless MCUs from Texas Instruments. The application will help designers of RF systems to easily evaluate the radio at an early stage in the design process. It is especially useful for generation of configuration register values and for practical testing and debugging of the RF system. SmartRF Studio can be used either as a standalone application or together with applicable evaluation boards or debug probes for the RF device. Features of the SmartRF Studio include:

- Link tests send and receive packets between nodes
- Antenna and radiation tests set the radio in continuous wave TX and RX states
- Export radio configuration code for use with the TI SimpleLink™ SDK RF driver
- Custom GPIO configuration for signaling and control of external switches

## Sensor Controller Studio

Sensor Controller Studio is used to write, test and debug code for the Sensor Controller peripheral. The tool generates a Sensor Controller Interface driver, which is a set of C source files that are compiled into the System CPU application. These source files also contain the Sensor Controller binary image and allow the System CPU application to control and exchange data with the Sensor Controller. Features of the Sensor Controller Studio include:

- Ready-to-use examples for several common use cases
- Full toolchain with built-in compiler and assembler for programming in a C-like programming language
- Provides rapid development by using the integrated sensor controller task testing and debugging functionality, including visualization of sensor data and verification of algorithms

#### UniFlash

UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs. UniFlash has a GUI, command line, and scripting interface. UniFlash is available free of charge.

#### 11.1.1 SimpleLink™ Microcontroller Platform

The SimpleLink™ microcontroller platform sets a new standard for developers with the broadest portfolio of wired and wireless Arm® MCUs (System-on-Chip) in a single software development environment. Delivering flexible hardware, software and tool options for your IoT applications. Invest once in the SimpleLink™ software development kit and use throughout your entire portfolio. Learn more on ti.com/simplelink.

## 11.2 Documentation Support

To receive notification of documentation updates on data sheets, errata, application notes and similar, navigate to the device product folder on ti.com/product/CC1354P10. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the MCU, related peripherals, and other technical collateral is listed as follows.

Product Folder Links: CC1354P10

## **TI Resource Explorer**

TI Resource Explorer Software examples, libraries, executables, and documentation are available for your device and development board.

#### **Errata**

CC1354P10 Silicon Errata

The silicon errata describes the known exceptions to the functional specifications for each silicon revision of the device and description on how to recognize a device revision.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

79



## **Application Reports**

All application reports for the CC1354P10 device are found on the device product folder at: ti.com/product/CC1354P10/technicaldocuments.

#### **Technical Reference Manual (TRM)**

CC13x4, CC26x4 SimpleLink™ Wireless MCU Technical Reference Manual

The TRM provides a detailed description of all modules and peripherals available in the device family.

## 11.3 サポート・リソース

テキサス・インスツルメンツ E2E<sup>™</sup> サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 11.4 Trademarks

SimpleLink™, LaunchPad™, EnergyTrace™, Code Composer Studio™, and テキサス・インスツルメンツ E2E™ are trademarks of Texas Instruments.

I-jet<sup>™</sup> is a trademark of IAR Systems AB.

J-Link<sup>™</sup> is a trademark of SEGGER Microcontroller Systeme GmbH.

Arm®, Cortex®, and TrustZone® are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

CoreMark® is a registered trademark of Embedded Microprocessor Benchmark Consortium Corporation.

Wi-SUN® is a registered trademark of Wi-SUN Alliance.

MIOTY® is a registered trademark of Fraunhofer-Gesellschaft.

Zigbee® is a registered trademark of Zigbee Alliance Inc.

Arm Thumb® are registered trademarks of Arm Limited (or its subsidiaries).

Wi-Fi® is a registered trademark of Wi-Fi Alliance.

is a registered trademark of Arm Limited.

Eclipse® is a registered trademark of Eclipse Foundation.

IAR Embedded Workbench® is a registered trademark of IAR Systems AB.

Windows® is a registered trademark of Microsoft Corporation.

すべての商標は、それぞれの所有者に帰属します。

## 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

## 11.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

のせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: CC1354P10



# 12 Mechanical, Packaging, and Orderable Information 12.1 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: CC1354P10

資料に関するフィードバック(ご意見やお問い合わせ)を送信

81

www.ti.com 30-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CC1354P106T0RGZR	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	CC1354
									P106
CC1354P106T0RGZR.A	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	See	CC1354
								CC1354P106T0RGZR	P106
CC1354P106T0RGZR.B	Active	Production	VQFN (RGZ)   48	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	See	CC1354
			, ,,					CC1354P106T0RGZR	P106
CC1354P106T0RSKR	Active	Production	VQFN (RSK)   64	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	CC1354
			( )	· ·					P106
CC1354P106T0RSKR.B	Active	Production	VQFN (RSK)   64	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	See	CC1354
			, ,,	·				CC1354P106T0RSKR	P106

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


## **PACKAGE OPTION ADDENDUM**

www.ti.com 30-Jun-2025

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A



PLASTIC QUADFLAT PACK- NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUADFLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)


6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




8 x 8, 0.4 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated