CC1314R10

CC1314R10SimpleLink™ 高性能 Sub-1GHz ワイヤレス マイコン

1 特長

ワイヤレス マイクロコントローラ

- 強力な 48MHz Arm® Cortex®-M33 プロセッサと TrustZone® の組み合わせ
- FPUとDSPの拡張機能
- 1024kB フラッシュ プログラム メモリ
- 8kB のキャッシュ SRAM
- 高信頼性動作に適した 256kB の超低リーク SRAM (パリティ付き)
 - パリティが無効になっている場合は 32kB の SRAM を追加可能
- ダイナミック マルチプロトコル マネージャ (DMM) ドラ イバ
- OTA (Over-the-air) 更新をサポート

超低消費電力センサ コントローラ

- 4kB の SRAM を備えた自律型 MCU
- センサデータのサンプリング、保存、処理
- 高速ウェークアップによる低消費電力動作
- ソフトウェア定義ペリフェラル、静電容量式タッチ、流量 計、LCD

低消費電力

- MCU の消費電流:
 - 3.4mA のアクティブ モード電流、CoreMark®
 - 71μA/MHz (CoreMark® 実行中)
 - 0.98μA (スタンバイ モード、RTC、256kB SRAM)
 - 0.17μA (シャットダウン モード、ウェークアップ オン ピン)
- 超低消費電力センサコントローラの消費電流
 - 2MHz モードで 32µA
 - 24MHz モードで 849µA
- 無線の消費電流:
 - 868MHz で 5.8mA RX
 - 868MHz、+14dBm で 25.8mA TX

無線プロトコルのサポート

- Wi-SUN®
- mioty®
- Amazon Sidewalk
- ワイヤレス M-Bus
- SimpleLink™ TI 15.4 スタック (Sub-1GHz)
- 独自システム

高性能の無線

- - 121dBm (2.5kbps、長距離モード)
- 110dBm (50kbps, 802.15.4, 868MHz)

法規制の順守

- 以下の規格への準拠を目的としたシステムに最適:
 - ETSI EN 300 220 Receiver Cat.1.5 および 2、 EN 303 131, EN 303 204
 - FCC CFR47 Part 15
 - ARIB STD-T108 および STD-T67

MCU 周辺機器

- ほとんどのデジタル ペリフェラルを任意の GPIO に配 線可能
- 4 つの 32 ビットまたは 8 つの 16 ビット汎用タイマ
- 12 ビット SAR ADC、200ksps、8 チャネル
- 8 ビット DAC
- 2 つのコンパレータ
- プログラマブル電流ソース
- 4つの UART、4つの SPI、2つの I²C、1つの I²S
- リアルタイム クロック (RTC)
- 温度およびバッテリモニタを内蔵

セキュリティイネーブラ (実現機能)

- セキュアブートのサポート
- セキュアキーストレージとデバイス ID をサポート
- 信頼できる実行環境に対応する Arm® TrustZone®
- AES 128 および 256 ビット暗号化アクセラレータ
- 公開鍵アクセラレータ
- SHA2 アクセラレータ (SHA-512 までのフル スイート)
- 真性乱数生成器 (TRNG)
- セキュアデバッグロック
- ソフトウェア アンチロールバック保護

開発ツールとソフトウェア

- LP-EM-CC1314R10
- LP-XDS110、LP-XDS110ET または TMDSEMU110-U (TMDSEMU110-ETH アドオン使用) デバッグ プロ
- SimpleLink™ LOWPOWER F2 ソフトウェア開発キッ ト(SDK)
- SmartRF™ Studio による簡素な無線構成
- Sensor Controller Studio により低消費電力のセンシ ング アプリケーションを構築
- SysConfig システム コンフィギュレーション ツール

動作範囲

- オンチップの降圧型 DC/DC コンバータ
- 1.8V~3.8V のシングル電源電圧
- -40°C∼+105°C

パッケージ

English Data Sheet: SWRS270



- 7mm × 7mm RGZ VQFN48 (GPIO 30 本)
- 8mm × 8mm RSK VQFN64 (GPIO 46 本)
- RoHS 準拠のパッケージ

2 アプリケーション

- 315、433、470~510、868、902~928MHzのISM および SRD システム 1(最小 4kHz の受信帯域幅)
- ビルオートメーション
 - ビルディングのセキュリティシステム モーション検 出器、電子スマートロック、ドアおよび窓センサ、ガレージドアシステム、ゲートウェイ
 - HVAC サーモスタット、ワイヤレス環境センサ、 HVAC システム コントローラ、ゲートウェイ
 - 防火システム 煙および熱感知器、火災警報制御パネル (FACP)
 - ビデオ監視 IP ネットワーク カメラ
 - エレベータとエスカレータ エレベータとエスカレータのエレベータメイン制御パネル

- グリッド インフラ
 - スマートメータ 水道メータ、ガスメータ、電気メータ、ヒートコストアロケータ
 - グリッド通信 無線通信と長距離センサアプリケーション
 - その他の代替エネルギー 環境発電、ソーラーインバータ
- 産業用輸送 アセットトラッキング
- ファクトリオートメーション/制御
- 医療用
- 電子 POS (EPOS) 電子棚札 (ESL)
- パーソナル エレクトロニクス
 - ネットワーク接続の周辺機器 民生用ワイヤレス モジュール
 - ホーム シアター & エンターテインメント スマート スピーカ、セットトップ ボックス
 - ゲーム
 - ウェアラブル (非医療用)

3 概要

SimpleLink™ CC1314R10 デバイスは低消費電力の Sub-1GHz ワイヤレス マイクロコントローラ (MCU) で、強化された セキュリティ、オンチップのワイヤレス更新機能、高度なアプリケーションや大規模なワイヤレス プロトコルのサポートを必要とするアプリケーションを対象としています。IEEE 802.15.4、IPv6 対応スマート オブジェクト (6LoWPAN)、ワイヤレス M-Bus、Wi-SUN、Amazon Sidewalk、MIOTY、およびテキサス インスツルメンツ 15.4 スタック (Sub-1GHz) など各種独自システムをサポートしています。本デバイスは、ビルディングのセキュリティシステム、HVAC、スマート メータ、医療、有線ネットワーク、ゲートウェイとグリッド通信、ホーム シアターおよびエンターテインメント、ネットワーク接続周辺機器市場を対象とした低消費電力の無線通信と高度なセンシングに最適化されています。このデバイスの主な特長を以下に示します。

- Arm® TrustZone® ベースのセキュア キー ストレージ、デバイス ID、トラステッド機能をサポート。
- 産業市場の要求を満たす業界標準の周波数帯域 (315MHz、433MHz、868MHz、915MHz など) に対応するフレキシブルな Sub-1GHz 無線。
- Wi-SUN、Amazon Sidewalk、SimpleLink™ 15.4 スタック (Sub-1GHz) などの SimpleLink LOWPOWER F2 ソフトウェア開発キット (SDK) で幅広いプロトコル スタックを柔軟にサポート。
- Sub-1GHz (消費電流 25.8mA) で +14dBm の最大送信出力。
- 0.98µA の小さいスタンバイ電流 (全 SRAM 保持) により、ワイヤレス アプリケーションのバッテリ駆動時間を延長。
- 産業用温度に対応し、105℃で約 13µA の最小スタンバイ電流 (全 SRAM 保持)。
- 高速ウェークアップ機能を備えたプログラマブルな自律型超低消費電力センサコントローラ CPU による先進センシング。たとえば、このセンサコントローラは、1.2μA のシステム電流で 1Hz の ADC サンプリングが可能です。
- 潜在的な放射線イベントによるデータ破損を防止する常時オン SRAM パリティを備え、低い SER (ソフト エラー レート) FIT (Failure-In-Time、故障率) により、産業用市場向けに中断のない長い動作寿命を実現。
- 柔軟性の高い低消費電力 RF トランシーバ機能を備えた専用のソフトウェア制御無線コントローラ (Arm® Cortex®-M0) により、複数の物理層および RF 規格をサポート。
- ・ SimpleLink™ 長距離モードに対応する優れた無線感度 (-121dBm) と堅牢 (選択度、ブロッキング) 性能。

この CC1314R10 デバイスは、SimpleLink™ MCU プラットフォームの一部です。本プラットフォームは、単一のコア SDK (ソフトウェア開発キット) と豊富なツール セットを備えた使いやすい共通の開発環境を共有する Wi-Fi®、Bluetooth® Low Energy、Thread、Zigbee®、Sub-1GHz MCU、およびホスト MCU で構成されています。SimpleLink™ プラットフォーム の統合を 1 回行うだけで、どのようなデバイスの組み合わせでも、ポートフォリオから自分の設計に追加でき、設計の要件

1 サポートしているプロトコル規格、変調フォーマット、データレートの詳細については、RF コアを参照してください。

Copyright © 2024 Texas Instruments Incorporated



が変化した場合でも、コードを 100% 再利用することができます。 詳細については、 SimpleLink マイコン プラットフォーム をご覧ください。

ソフトウェアの互換性に加えて、Sub-1GHz ワイヤレス MCU は 7mm × 7mm の QFN パッケージに封止済みで、32kB のフラッシュから 1MB のフラッシュまでの間でピン互換性があるので、設計のスケーラビリティを最大限に高めることができますテキサス・インスツルメンツの Sub-1GHz デバイスの詳細については、www.ti.com/sub1ghz をご覧ください。


製品情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイズ
CC1314R106T0RGZ	VQFN (48)	7.00mm × 7.00mm
CC1314R106T0RSK	VQFN (64)	8.00mm × 8.00mm

(1) 詳細については、「メカニカル、パッケージ、および注文情報」を参照してください。



4機能ブロック図



CC1314R10 ブロック図



Table of Contents

1 特長	1	7.15 Peripheral Chara
2 アプリケーション		7.16 Typical Character
3 概要		8 Detailed Description.
4機能ブロック図		8.1 Overview
5 Device Comparison		8.2 System CPU
6 Pin Configuration and Functions		8.3 Radio (RF Core)
6.1 Pin Diagram—RGZ Package (Top View)		8.4 Memory
6.2 Signal Descriptions—RGZ Package		8.5 Sensor Controller.
6.3 Connections for Unused Pins and Modules—		8.6 Cryptography
RGZ Package	9	8.7 Timers
6.4 Pin Diagram—RSK Package (Top View)		8.8 Serial Peripherals
6.5 Signal Descriptions—RSK Package		8.9 Battery and Tempe
6.6 Connection of Unused Pins and Module—RSK		8.10 µDMA
Package	13	8.11 Debug
7 Specifications		8.12 Power Managem
7.1 Absolute Maximum Ratings		8.13 Clock Systems
7.2 ESD Ratings		8.14 Network Process
7.3 Recommended Operating Conditions		9 Application, Impleme
7.4 Power Supply and Modules		9.1 Reference Designs
7.5 Power Consumption—Power Modes		9.2 Junction Temperat
7.6 Power Consumption—Radio Modes		10 Device and Docume
7.7 Nonvolatile (Flash) Memory Characteristics		10.1 Tools and Softwa
7.8 Thermal Resistance Characteristics		10.2 Documentation S
7.9 RF Frequency Bands	17	10.3 サポート・リソース
7.10 861MHz to 1054MHz—Receive (RX)	17	10.4 Trademarks
7.11 861MHz to 1054MHz—Transmit (TX)	24	10.5 静電気放電に関す
7.12 861MHz to 1054MHz - PLL Phase Noise		10.6 用語集
Wideband Mode	25	11 Revision History
7.13 861MHz to 1054MHz - PLL Phase Noise		12 Mechanical, Packag
Narrowband Mode	25	Information
7.14 Timing and Switching Characteristics	25	12.1 Packaging Inform

	7.15 Periprierai Characteristics	.oz
	7.16 Typical Characteristics	40
3	Detailed Description	
	8.1 Overview	
	8.2 System CPU	48
	8.3 Radio (RF Core)	
	8.4 Memory	51
	8.5 Sensor Controller	51
	8.6 Cryptography	52
	8.7 Timers	
	8.8 Serial Peripherals and I/O	55
	8.9 Battery and Temperature Monitor	55
	8.10 µDMA	
	8.11 Debug	
	8.12 Power Management	56
	8.13 Clock Systems	
	8.14 Network Processor	
)	Application, Implementation, and Layout	
	9.1 Reference Designs	
	9.2 Junction Temperature Calculation	
(0 Device and Documentation Support	
	10.1 Tools and Software	
	10.2 Documentation Support	
	10.3 サポート・リソース	
	10.4 Trademarks	
	10.5 静電気放電に関する注意事項	63
	10.6 用語集	
	1 Revision History	64
2	2 Mechanical, Packaging, and Orderable	
	Information	65
	12.1 Packaging Information	65



5 Device Comparison

				F	RADIC	SUP	PORT	Г								PA	CKA	GE S	IZE	
Device	Sub-1GHz Prop.	2.4GHz Prop.	Wireless M-Bus	mioty	Wi-SUN®	Sidewalk	Bluetooth® LE	Zigbee	Thread	Multiprotocol	+20dBm PA	FLASH (kB)	RAM + Cache (kB)	GPIO	4 × 4 mm VQFN (24)	4 × 4 mm VQFN (32)	5 × 5 mm VQFN (32)	5 × 5 mm VQFN (40)	7 × 7 mm VQFN (48)	8 × 8 mm VQFN (64)
CC1310	√		√	√								32-128	16-20 + 8	10-30		√	√		√	
CC1311R3	$\sqrt{}$		√	√								352	32 + 8	22-30				√	√	
CC1311P3	√		√	√							1	352	32 + 8	26					√	
CC1312R	√		√	√	√							352	80 + 8	30					√	
CC1312R7	√		√	√	√	√				√		704	144 + 8	30					V	
CC1314R10			√	√	√	√				√		1024	256 + 8	30-46					√	√
CC1352R	$\sqrt{}$	√	√	√	√		√	1	√	V		352	80 + 8	28					√	
CC1354R10	$\sqrt{}$	√	√	√	√		√	√	1	√		1024	256 + 8	28-42					√	1
CC1352P		V	√	√	√		√	√	1	√	1	352	80 + 8	26					√	
CC1352P7	√	√	√	√	√	V	√	√	1	√	1	704	144 + 8	26					√	
CC1354P10		√	√	√	√	√	√	√	1	√	1	1024	256 + 8	26-42					√	1
CC2340R2 (1)		√					√	1				256	28	12	1					
CC2340R5 (2)		√					√	√	√			512	36	12-26	1			1		
CC2340R5-Q1							1					512	36	19			√			
CC2640R2F							1					128	20 + 8	10-31		1	√		V	
CC2642R							√					352	80 + 8	31					V	
CC2642R-Q1							√					352	80 + 8	31					√	
CC2651R3		√					√	√				352	32 + 8	23-31				1	√	
CC2651P3		√					1	1			1	352	32 + 8	22-26				1	√	
CC2652R		√					√	√	1	√		352	80 + 8	31					√	
CC2652RB		√					√	√	1	√		352	80 + 8	31					√	
CC2652R7		√					√	√	√	√		704	144 + 8	31					√	
CC2652P		√					1	√	√	√	1	352	80 + 8	26					√	
CC2652P7		√					1	√	√	√	1	704	144 + 8	26					√	
CC2674R10		√					1	√	√	√		1024	256 + 8	31-45					√	1
CC2674P10		V					1	√	√	√	1	1024	256 + 8	26-45					√	7

Zigbee and Proprietary RF support enabled by a future software update Zigbee and Thread support enabled by a future software update



6 Pin Configuration and Functions

6.1 Pin Diagram—RGZ Package (Top View)




図 6-1. RGZ (7mm × 7mm) Pinout, 0.5mm Pitch (Top View)

The following I/O pins marked in ⊠ 6-1 in **bold** have high-drive capabilities:

- Pin 10, DIO_5
- Pin 11, DIO 6
- Pin 12, DIO 7
- Pin 24, JTAG_TMSC
- Pin 26, DIO_16
- Pin 27, DIO_17

The following I/O pins marked in 🗵 6-1 in *italics* have analog capabilities:

- Pin 36, DIO 23
- Pin 37, DIO_24
- Pin 38, DIO_25
- Pin 39, DIO 26
- Pin 40, DIO 27
- Pin 41, DIO_28 Pin 42, DIO 29
- Pin 43, DIO_30



6.2 Signal Descriptions—RGZ Package

表 6-1. Signal Descriptions—RGZ Package

PIN	1		7.07	DESCRIPTION		
NAME	NO.	1/0	TYPE	DESCRIPTION		
DCDC_SW	33	_	Power	Output from internal DC/DC converter ⁽¹⁾		
DCOUPL	23	_	Power	For decoupling of internal 1.27V regulated digital-supply (2)		
DIO_1	6	I/O	Digital	GPIO		
DIO_2	7	I/O	Digital	GPIO		
DIO_3	8	I/O	Digital	GPIO		
DIO_4	9	I/O	Digital	GPIO		
DIO_5	10	I/O	Digital	GPIO, high-drive capability		
DIO_6	11	I/O	Digital	GPIO, high-drive capability		
DIO_7	12	I/O	Digital	GPIO, high-drive capability		
DIO_8	14	I/O	Digital	GPIO		
DIO_9	15	I/O	Digital	GPIO		
DIO_10	16	I/O	Digital	GPIO		
DIO_11	17	I/O	Digital	GPIO		
DIO_12	18	I/O	Digital	GPIO		
DIO_13	19	I/O	Digital	GPIO		
DIO_14	20	I/O	Digital	GPIO		
DIO_15	21	I/O	Digital	GPIO		
DIO_16	26	I/O	Digital	GPIO, JTAG_TDO, high-drive capability		
DIO_17	27	I/O	Digital	GPIO, JTAG_TDI, high-drive capability		
DIO_18	28	I/O	Digital	GPIO		
DIO_19	29	I/O	Digital	GPIO		
DIO_20	30	I/O	Digital	GPIO		
DIO_21	31	I/O	Digital	GPIO		
DIO_22	32	I/O	Digital	GPIO		
DIO_23	36	I/O	Digital or Analog	GPIO, analog capability		
DIO_24	37	I/O	Digital or Analog	GPIO, analog capability		
DIO_25	38	I/O	Digital or Analog	GPIO, analog capability		
DIO_26	39	I/O	Digital or Analog	GPIO, analog capability		
DIO_27	40	I/O	Digital or Analog	GPIO, analog capability		
DIO_28	41	I/O	Digital or Analog	GPIO, analog capability		
DIO_29	42	I/O	Digital or Analog	GPIO, analog capability		
DIO_30	43	I/O	Digital or Analog	GPIO, analog capability		
EGP	_	_	GND	Ground—exposed ground pad ⁽³⁾		
JTAG_TMSC	24	I/O	Digital	JTAG TMSC, high-drive capability		
JTAG_TCKC	25	1	Digital	JTAG TCKC		
RESET_N	35	1	Digital	Reset, active low. No internal pullup resistor		
RF_P	1	_	RF	Positive RF input signal to LNA during RX Positive RF output signal from PA during TX		
RF_N	2	_	RF	Negative RF input signal to LNA during RX Negative RF output signal from PA during TX		
RX_TX	3	_	RF	Optional bias pin for the RF LNA		
VDDR	45	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO ⁽²⁾ (4) (6)		

表 6-1. Signal Descriptions—RGZ Package (続き)

PIN		I/O	TYPE	DESCRIPTION
NAME	NO.	"0	IIFE	DESCRIPTION
VDDR_RF	48	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO ⁽²⁾ (5) (6)
VDDS	44	_	Power	1.8V to 3.8V main chip supply ⁽¹⁾
VDDS2	13	_	Power	1.8V to 3.8V DIO supply ⁽¹⁾
VDDS3	22	_	Power	1.8V to 3.8V DIO supply ⁽¹⁾
VDDS_DCDC	34	_	Power	1.8V to 3.8V DC/DC converter supply
X48M_N	46	_	Analog	48MHz crystal oscillator pin N
X48M_P	47	_	Analog	48MHz crystal oscillator pin P
X32K_Q1	4	_	Analog	32kHz crystal oscillator pin 1
X32K_Q2	5	_	Analog	32kHz crystal oscillator pin 2

- (1) For more details, see the technical reference manual listed in セクション 10.2.
- (2) Do not supply external circuitry from this pin.
- (3) EGP is the only ground connection for the device. A good electrical connection to the device ground on a printed circuit board (PCB) is imperative for proper device operation.
- (4) If an internal DC/DC converter is not used, this pin is supplied internally from the main LDO.
- (5) If an internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the main LDO.
- (6) Output from internal DC/DC and LDO is trimmed to 1.68V.

6.3 Connections for Unused Pins and Modules—RGZ Package

表 6-2. Connections for Unused Pins—RGZ Package

FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE(1)	PREFERRED PRACTICE ⁽¹⁾
GPIO	DIO_n	6–12 14–21 26–32 36–43	NC or GND	NC
32.768 kHz crystal	X32K_Q1	4	- NC or GND	NC
32.700 Ki iz Ciystai	X32K_Q2	5	- NC OF GND	NO NO
DO/DO (2)	DCDC_SW	33	NC	NC
DC/DC converter ⁽²⁾	VDDS_DCDC	34	VDDS	VDDS

⁽¹⁾ NC = No connect

(2) When the DC/DC converter is not used, the inductor between DCDC_SW and VDDR can be removed. VDDR and VDDR_RF must still be connected and the 22µF DCDC capacitor must be kept on the VDDR net.



6.4 Pin Diagram—RSK Package (Top View)




図 6-2. RSK (8mm × 8mm) Pinout, 0.4mm Pitch (Top View)

The following I/O pins marked in ⊠ 6-2 in **bold** have high-drive capabilities:

- Pin 14, DIO 5
- Pin 15, DIO 6
- Pin 16, DIO 7
- Pin 32, JTAG TMSC
- Pin 34, DIO_16
- Pin 35, DIO 17

The following I/O pins marked in \boxtimes 6-2 in *italics* have analog capabilities:

- Pin 50, DIO 23
- Pin 51, DIO_24
- Pin 52, DIO 25
- Pin 53, DIO_26
- Pin 54, DIO_27
- Pin 55, DIO_28
- Pin 56, DIO_29
- Pin 57, DIO_30



6.5 Signal Descriptions—RSK Package

表 6-3. Signal Descriptions—RSK Package

DIN	表 6-3. Signal Descriptions—RSK Package									
NAME	NO.	I/O	TYPE	DESCRIPTION						
DCDC_SW	47		Power	Output from internal DC/DC converter ⁽¹⁾						
DCOUPL	31	_	Power	For decoupling of internal 1.27V regulated digital-supply (2)						
DIO_1	6	I/O	Digital	GPIO						
DIO_2	7	I/O	Digital	GPIO						
DIO_3	12	I/O	Digital	GPIO						
DIO_4	13	I/O	Digital	GPIO						
DIO_5	14	I/O	Digital	GPIO, high-drive capability						
DIO_6	15	I/O	Digital	GPIO, high-drive capability						
DIO_7	16	I/O	Digital	GPIO, high-drive capability						
DIO_8	18	I/O	Digital	GPIO						
DIO_9	19	I/O	Digital	GPIO						
DIO_10	20	I/O	Digital	GPIO						
DIO_11	21	I/O	Digital	GPIO						
DIO_12	26	I/O	Digital	GPIO						
DIO_13	27	I/O	Digital	GPIO						
DIO_14	28	I/O	Digital	GPIO						
DIO_15	29	I/O	Digital	GPIO						
DIO_16	34	I/O	Digital	GPIO, JTAG_TDO, high-drive capability						
DIO_17	35	I/O	Digital	GPIO, JTAG_TDI, high-drive capability						
DIO_18	36	I/O	Digital	GPIO						
DIO_19	37	I/O	Digital	GPIO						
DIO_20	38	I/O	Digital	GPIO						
DIO_21	39	I/O	Digital	GPIO						
DIO_22	40	I/O	Digital	GPIO						
DIO_23	50	I/O	Digital or Analog	GPIO, analog capability						
DIO_24	51	I/O	Digital or Analog	GPIO, analog capability						
DIO_25	52	I/O	Digital or Analog	GPIO, analog capability						
DIO_26	53	I/O	Digital or Analog	GPIO, analog capability						
DIO_27	54	I/O	Digital or Analog	GPIO, analog capability						
DIO_28	55	I/O	Digital or Analog	GPIO, analog capability						
DIO_29	56	I/O	Digital or Analog	GPIO, analog capability						
DIO_30	57	I/O	Digital	GPIO, analog capability						
DIO_32	8	I/O	Digital	GPIO						
DIO_33	9	I/O	Digital	GPIO						
DIO_34	10	I/O	Digital	GPIO						
DIO_35	11	I/O	Digital	GPIO						
DIO_36	22	I/O	Digital	GPIO						
DIO_37	23	I/O	Digital	GPIO						
DIO_38	24	I/O	Digital	GPIO						
DIO_39	25	I/O	Digital	GPIO						
DIO_40	41	I/O	Digital	GPIO						
DIO_41	42	I/O	Digital	GPIO						

English Data Sheet: SWRS270



表 6-3. Signal Descriptions—RSK Package (続き)

PIN			TYPE	DESCRIPTION
NAME	NO.	I/O	TYPE	DESCRIPTION
DIO_42	43	I/O	Digital	GPIO
DIO_43	44	I/O	Digital	GPIO
DIO_44	45	I/O	Digital	GPIO
DIO_45	46	I/O	Digital	GPIO
DIO_46	58	I/O	Digital	GPIO
DIO_47	59	I/O	Digital	GPIO
EGP	_	_	GND	Ground—exposed ground pad ⁽³⁾
JTAG_TMSC	32	I/O	Digital	JTAG TMSC, high-drive capability
JTAG_TCKC	33	I	Digital	JTAG TCKC
RESET_N	49	I	Digital	Reset, active low. No internal pullup resistor
RF_P_SUB_1GHZ	1	_	RF	Positive RF input signal to LNA during RX Positive RF output signal from PA during TX
RF_N_SUB_1GHZ	2	_	RF	Negative RF input signal to LNA during RX Negative RF output signal from PA during TX
RX_TX	3	_	RF	Optional bias pin for the RF LNA
VDDR	61	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO ⁽²⁾ (4) (6)
VDDR_RF	64	_	Power	Internal supply, must be powered from the internal DC/DC converter or the internal LDO ⁽²⁾ (5) (6)
VDDS	60	_	Power	1.8V to 3.8V main chip supply ⁽¹⁾
VDDS2	17	_	Power	1.8V to 3.8V DIO supply ⁽¹⁾
VDDS3	30	_	Power	1.8V to 3.8V DIO supply ⁽¹⁾
VDDS_DCDC	48	_	Power	1.8V to 3.8V DC/DC converter supply
X48M_N	62	_	Analog	48MHz crystal oscillator pin N
X48M_P	63	_	Analog	48MHz crystal oscillator pin P
X32K_Q1	4	_	Analog	32kHz crystal oscillator pin 1
X32K_Q2	5	_	Analog	32kHz crystal oscillator pin 2

- (1) For more details, see technical reference manual listed in the documentation support section.
- (2) Do not supply external circuitry from this pin.
- (3) EGP is the only ground connection for the device. Good electrical connection to device ground on printed circuit board (PCB) is imperative for proper device operation.
- (4) If internal DC/DC converter is not used, this pin is supplied internally from the main LDO.
- (5) If internal DC/DC converter is not used, this pin must be connected to VDDR for supply from the main LDO.
- (6) Output from internal DC/DC and LDO is trimmed to 1.68V.

English Data Sheet: SWRS270



6.6 Connection of Unused Pins and Module—RSK Package

表 6-4. Connections for Unused Pins—RSK Package

FUNCTION	SIGNAL NAME	PIN NUMBER	ACCEPTABLE PRACTICE(1)	PREFERRED PRACTICE(1)						
GPIO	DIO_n	6–16, 18–29 34–46, 50–59	NC or GND	NC						
20.700111	X32K_Q1	4 NC or GND		NC						
32.768kHz crystal	X32K_Q2	5	INC OF GIND	INC						
DC/DC converter ⁽²⁾	DCDC_SW	47	NC	NC						
DC/DC converter(2)	VDDS_DCDC	48	VDDS	VDDS						

⁽¹⁾ NC = No connect

Product Folder Links: CC1314R10

資料に関するフィードバック(ご意見やお問い合わせ)を送信

13

⁽²⁾ When the DC/DC converter is not used, the inductor between DCDC_SW and VDDR can be removed. VDDR and VDDR_RF must still be connected and the 22µF DCDC capacitor must be kept on the VDDR net.



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1) (2)

			MIN	MAX	UNIT
VDDS(3)	Supply voltage		-0.3	4.1	V
	Voltage on any digital pir	(4) (5)	-0.3	VDDS + 0.3, max 4.1	V
	Voltage on crystal oscilla	tor pins, X32K_Q1, X32K_Q2, X48M_N and X48M_P	-0.3	VDDR + 0.3, max 2.25	V
	Voltage on ADC input	Voltage scaling enabled	-0.3	VDDS	
V _{in}		Voltage scaling disabled, internal reference	-0.3	1.49	V
		Voltage scaling disabled, VDDS as reference	-0.3	VDDS / 2.9	
	Input level, RF pins			10	dBm
T _{stg}	Storage temperature		-40	150	°C

- Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to ground, unless otherwise noted.
- (3) VDDS_DCDC, VDDS2, and VDDS3 must be at the same potential as VDDS.
- (4) Including analog capable DIOs.
- (5) Injection current is not supported on any GPIO pin.

7.2 ESD Ratings

				VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	All pins	±2000	V
V _{ESD}	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	All pins	±500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Operating ambient temperature ^{(1) (3)}		-40	105	°C
Operating supply voltage (VDDS)		1.8	3.8	V
Operating supply voltage (VDDS), boost mode	VDDR = 1.95V +14dBm RF output power	2.1	3.8	V
Rising supply voltage slew rate		0	100	mV/μs
Falling supply voltage slew rate ⁽²⁾	Falling supply voltage slew rate ⁽²⁾		20	mV/μs

- Operation at or near maximum operating temperature for extended durations will result in lifetime reduction.
- (2) For small coin-cell batteries, with high worst-case end-of-life equivalent source resistance, a 22 μF VDDS input capacitor must be used to ensure compliance with this slew rate.
- (3) For thermal resistance characteristics refer to Thermal Resistance Characteristics. For application considerations, refer to SPRA953

7.4 Power Supply and Modules

Over operating free-air temperature range (unless otherwise noted).

資料に関するフィードバック(ご意見やお問い合わせ)を送信

PARAMETER		MIN	TYP	MAX	UNIT
VDDS Power-on-Reset (POR) threshold		1.	1 - 1.55		V
VDDS Brown-out Detector (BOD) (1)	Rising threshold		1.77		V
VDDS Brown-out Detector (BOD), before initial boot (2)	Rising threshold		1.70		V
VDDS Brown-out Detector (BOD) (1)	Falling threshold		1.75		V

(1) For boost mode (VDDR =1.95 V), TI drivers software initialization will trim VDDS BOD limits to maximum (approximately 2.0 V).



(2) Brown-out Detector is trimmed at initial boot, value is kept until device is reset by a POR reset or the RESET_N pin.

7.5 Power Consumption—Power Modes

When measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.6V with DC/DC enabled unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Core Curr	ent Consumption				
	Reset and Shutdown	Reset. RESET_N pin asserted or VDDS below power-on-reset threshold	150		nA
	Shuldown	Shutdown. No clocks running, no retention	171		
		RTC running, CPU, 256kB RAM and (partial) register retention. RCOSC_LF	0.98		μA
	Standby without cache	RTC running, CPU, 128kB RAM and (partial) register retention. RCOSC_LF	0.88		μA
	retention	RTC running, CPU, 256kB RAM and (partial) register retention XOSC_LF	1.08		μA
		RTC running, CPU, 128kB RAM and (partial) register retention XOSC_LF	0.99		μΑ
I _{core}		RTC running, CPU, 256kB RAM and (partial) register retention. RCOSC_LF	2.24		μΑ
	Standby	RTC running, CPU, 128kB RAM and (partial) register retention. RCOSC_LF	2.16		μΑ
	with cache retention	RTC running, CPU, 256kB RAM and (partial) register retention. XOSC_LF	2.34		μA
_		RTC running, CPU, 128kB RAM and (partial) register retention. XOSC_LF	2.25		μΑ
	Idle	Supply Systems and RAM powered RCOSC_HF	635		μA
	Active	MCU running CoreMark at 48MHz with parity enabled RCOSC_HF	3.5		mA
	Active	MCU running CoreMark at 48MHz with parity disabled RCOSC_HF	3.4		mA
Periphera	l Current Consumption				
	Peripheral power domain	Delta current with domain enabled	62.4		
	Serial power domain	Delta current with domain enabled	5.83		
	RF Core	Delta current with power domain enabled, clock enabled, RF core idle	102.0		
	μDMA	Delta current with clock enabled, module is idle	58.0		
	Timers	Delta current with clock enabled, module is idle ⁽¹⁾	97.2		
I _{peri}	I2C	Delta current with clock enabled, module is idle	9.8		μA
	128	Delta current with clock enabled, module is idle	22.2		
	SPI	Delta current with clock enabled, module is idle ⁽²⁾	55.8		
	UART	Delta current with clock enabled, module is idle ⁽³⁾	114.2		
	CRYPTO (AES)	Delta current with clock enabled, module is idle	15.5		
	PKA	Delta current with clock enabled, module is idle	66.6		
	TRNG	Delta current with clock enabled, module is idle	21.0		
Sensor Co	ontroller Engine Consump	otion			
	Active mode	24MHz, infinite loop, V _{DDS} = 3.0V	849		
I _{SCE}	Low-power mode	2MHz, infinite loop, V _{DDS} = 3.0V	32		μA
	· ·	. ===			

- (1) Only one GPTimer running
- (2) Only one SPI running(3) Only one UART running



7.6 Power Consumption—Radio Modes

When measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.6V with DC/DC enabled unless otherwise noted.

Using boost mode (increasing VDDR up to 1.95 V), will increase system current by 15% (does not apply to TX +14dBm setting where this current is already included).

Relevant I_{core} and I_{peri} currents are included in below numbers.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{radio}	Radio receive current, 868MHz			5.8		mA
		0dBm output power setting 868MHz		9.5		mA
I _{radio}		+10dBm output power setting 868MHz		14.1		mA
		+14dBm output power setting 868MHz		25.8		mA

7.7 Nonvolatile (Flash) Memory Characteristics

Over operating free-air temperature range and V_{DDS} = 3.0V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Flash sector size			2		kB
Supported flash erase cycles before failure, full bank ⁽¹⁾ (2)		30			k Cycles
Supported flash erase cycles before failure, single sector ⁽³⁾		60			k Cycles
Maximum number of write operations per row before sector erase ⁽⁴⁾				83	Write Operations
Flash retention	105 °C Tj	11.4			Years
Flash sector erase current	Average delta current		1.0		mA
Flash sector erase time ⁽⁵⁾	Zero cycles		10		ms
ו ומטון ספטנטן פומספ נווופייי	30k cycles			4000	ms

- (1) A full bank erase is counted as a single erase cycle on each sector.
- (2) Aborting flash during erase or program modes is not a safe operation.
- (3) Up to 4 customer-designated sectors can be individually erased an additional 30k times beyond the baseline bank limitation of 30k cycles.
- (4) Each wordline is 2048 bits (or 256 bytes) wide. This limitation corresponds to sequential memory writes of 4 (3.1) bytes minimum per write over a whole wordline. If additional writes to the same wordline are required, a sector erase is required once the maximum number of write operations per row is reached.
- (5) This number is dependent on Flash aging and increases over time and erase cycles.

7.8 Thermal Resistance Characteristics

		PAC	PACKAGE		
THERMAL METRIC ⁽¹⁾		RGZ (VQFN)	RSK (VQFN)	UNIT	
		48 PINS	64 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	23.4	25.1	°C/W ⁽²⁾	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	13.3	11.5	°C/W ⁽²⁾	
$R_{\theta JB}$	Junction-to-board thermal resistance	8.0	8.9	°C/W ⁽²⁾	
ΨЈТ	Junction-to-top characterization parameter	0.1	0.1	°C/W ⁽²⁾	
ΨЈВ	Junction-to-board characterization parameter	7.9	8.8	°C/W ⁽²⁾	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	1.7	1.2	°C/W ⁽²⁾	

Product Folder Links: CC1314R10

- (1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.
- (2) °C/W = degrees Celsius per watt.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated



7.9 RF Frequency Bands

Over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP	MAX	UNIT
	1076		1315	
	861		1054	
Frequency bands	431		527	MHz
	359		439	
	287		351	

7.10 861MHz to 1054MHz—Receive (RX)

When Measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.0V with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
General Parameters				
Digital channel filter programmable receive bandwidth		4	4000	kHz
Data rate step size		1.5		bps
Spurious emissions 25MHz to 1GHz	868MHz	< -57		dBm
Spurious emissions 1GHz to 13GHz	Conducted emissions measured according to ETSI EN 300 220	< -47		dBm
Wi-SUN, 50kbps, ±12.5kHz deviation, 2-0	GFSK, 78 kHz RX BW, #1a			
Sensitivity	MRFSK, 866.6MHz, 10% PER, 250 byte payload	-106		dBm
Saturation limit	10% PER, 250 byte payload, 866.6MHz	10		dBm
Selectivity, +100kHz		33		dB
Selectivity, -100kHz	10% PER, 250 byte payload, 866.6MHz. Wanted signal 3dB	31		dB
Selectivity, +200kHz	above sensitivity level.	38		dB
Selectivity, -200kHz		37		dB
RSSI dynamic range	Starting from the sensitivity limit	93		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
Wi-SUN, 50kbps, ±25kHz deviation, 2-GF	FSK, 100kHz RX BW, #1b			
Sensitivity	MRFSK, 918.2MHz, 10% PER, 250 byte payload	-106		dBm
Saturation limit	10% PER, 250 byte payload, 918.2MHz	10		dBm
Selectivity, +200kHz		37		dB
Selectivity, -200kHz	10% PER, 250 byte payload, 918.2MHz. Wanted signal 3dB	35		dB
Selectivity, +400kHz	above sensitivity level.	42		dB
Selectivity, -400kHz		41		dB
RSSI dynamic range	Starting from the sensitivity limit	95		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
Wi-SUN, 100kbps, ±25kHz deviation, 2-G	FSK, 135kHz RX BW, #2a			
Sensitivity	MRFSK, 866.6MHz, 10% PER, 250 byte payload	-103		dBm
Saturation limit	10% PER, 250 byte payload, 866.6MHz	10		dBm
Selectivity, +200kHz		40		dB
Selectivity, -200kHz	10% PER, 250 byte payload, 866.6MHz. Wanted signal 3dB	38		dB
Selectivity, +400kHz	above sensitivity level.	46		dB
Selectivity, -400kHz		44		dB
RSSI dynamic range	Starting from the sensitivity limit	95		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
Wi-SUN, 100kbps, ±50kHz deviation, 2-G	FSK, 208 kHz RX BW, #2b			
Sensitivity	MRFSK, 920.9MHz, 10% PER, 250 byte payload	-102		dBm
Saturation limit	10% PER, 250 byte payload, 920.9MHz	10		dBm

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17



When Measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.0V with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

path. All measurements are perf	TEST CONDITIONS	MIN TYP	MAX	UNIT
Selectivity, +400kHz		42		dB
Selectivity, -400kHz	400/ DED 250 byte reviewd 020 0MHz Wented signal 2dD	39		dB
Selectivity, +800kHz	10% PER, 250 byte payload, 920.9MHz. Wanted signal 3dB above sensitivity level, modulated blocker.	52		dB
Selectivity, -800kHz		46		dB
•	Starting from the sensitivity limit	91		dB
RSSI dynamic range	,			dB
RSSI accuracy Wi-SUN, 150kbps, ±37.5kHz deviation,	Starting from the sensitivity limit across the given dynamic range	±3		uБ
Sensitivity	MRFSK, 918.4MHz, 10% PER, 250 byte payload	_99		dBm
Saturation limit	10% PER, 250 byte payload, 918.4MHz			dBm
Selectivity, +400kHz	10 % F LIX, 230 byte payload, 916.4WI12	41		dB
	— <u>—</u> —	39		dB
Selectivity, -400kHz	10% PER, 250 byte payload, 918.4MHz. Wanted signal 3dB above sensitivity level.	50		dB
Selectivity, +800kHz				
Selectivity, -800kHz	Charling from the constitute that	46		dB
RSSI dynamic range	Starting from the sensitivity limit	86		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
Wi-SUN, 200kbps, ±50kHz deviation, 2-	· · · · · · · · · · · · · · · · · · ·			
Sensitivity	MRFSK, 918.4MHz, 10% PER, 250 byte payload	-99		dBm
Saturation limit	10% PER, 250 byte payload, 918.4MHz	10		dBm
Selectivity, +400kHz		42		dB
Selectivity, -400kHz	10% PER, 250 byte payload, 918.4MHz. Wanted signal 3dB	40		dB
Selectivity, +800kHz	above sensitivity level.	51		dB
Selectivity, -800kHz		47		dB
RSSI dynamic range	Starting from the sensitivity limit	91		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
Wi-SUN, 200kbps, ±100kHz deviation, 2	2-GFSK, 416kHz RX BW, #4b			
Sensitivity	MRFSK, 920.8MHz, 10% PER, 250 byte payload	-98		dBm
Saturation limit	10% PER, 250 byte payload, 920.8MHz	10		dBm
Selectivity, +600kHz		46		dB
Selectivity, -600kHz	10% PER, 250 byte payload, 920.8MHz. Wanted signal 3dB	43		dB
Selectivity, +1200kHz	above sensitivity level, modulated blocker.	54		dB
Selectivity, -1200kHz		51		dB
RSSI dynamic range	Starting from the sensitivity limit	86		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
Wi-SUN, 300kbps, ±75kHz deviation, 2-	GFSK, 496kHz RX BW, #5			
Sensitivity	MRFSK, 917.6MHz, 10% PER, 250 byte payload	-97		dBm
Saturation limit	10% PER, 250 byte payload, 917.6MHz	10		dBm
Selectivity, +600kHz		42		dB
Selectivity, -600kHz	10% PER, 250 byte payload, 917.6MHz. Wanted signal 3dB	37		dB
Selectivity, +1200kHz	above sensitivity level.	51		dB
Selectivity, -1200kHz		40		dB
RSSI dynamic range	Starting from the sensitivity limit	86		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
802.15.4-2020, 10kbps, ±5kHz deviation	ı, 2-FSK, 26kHz RX BW, Mode #1a			
Sensitivity	FSK, 915.0MHz, 20 byte PSDU < 10% PER	-113		dBm
Sensitivity	FSK, 868.3MHz, 20 byte PSDU < 10% PER	-113		dBm
Saturation limit	PSDU length 20 octets; PER < 10%, 868.3MHz	10		dBm

Copyright © 2024 Texas Instruments Incorporated

18



When Measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.0V with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP MA	X UNIT
Selectivity, +50kHz		36	dB
Selectivity, -50kHz		36	dB
Selectivity, +100kHz		40	dB
Selectivity, -100kHz		39	dB
Selectivity, +200kHz		44	dB
Selectivity, -200kHz		37	dB
Blocking, +1MHz	DODILL II OO AAA DED AAOO OOO OMIL	60	dB
Blocking, -1MHz	PSDU length 20 octets; PER < 10%, 868.3MHz	59	dB
Blocking, +2MHz		64	dB
Blocking, -2MHz		64	dB
Blocking, +5MHz		75	dB
Blocking, -5MHz		74	dB
Blocking, +10MHz		79	dB
Blocking, -10MHz		79	dB
Blocking + 5% Fc. (45.75MHz)	10% PER, 20 byte payload, 866.6MHz 802.15.4g mandatory	-15	dBm
Blocking - 5% Fc. (-45.75MHz)	mode, wanted signal -94dBm. 3dB above usable sensitivity limit according to ETSI EN 300 220 V3.1.1 (usable sensitivity -97dBm). Limit is Cat 1.5 requirement.	-15	dBm
Image rejection (image compensation enabled)	20 byte PSDU < 10% PER, 866.6MHz. Wanted signal 3dB above sensitivity limit.	39	dB
Image rejection (image compensation enabled)	20 byte PSDU < 10% PER, 866.6MHz ⁽¹⁾	39	dB
RSSI dynamic range	Starting from the sensitivity limit	100	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	dB
Frequency error tolerance (ppm)	10% PER, 20 byte payload, measured at 10dB above sensitivity level. Negative offset	-12	ppm
Frequency error tolerance (ppm)	10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset	12	ppm
Symbol rate error tolerance (ppm)	10% PER, 20 byte payload, measured at 10dB above sensitivity level. Negative offset	-1000	ppm
Symbol rate error tolerance (ppm)	10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset	1000	ppm
802.15.4-2020, 20kbps, ±10kHz deviation	n, 2-FSK, 52 kHz RX BW, Mode #1b		'
Sensitivity	FSK, 20kbps, ±10kHz deviation, 2-GFSK, 915.0MHz, 52 kHz RX BW, 20 byte PSDU < 10% PER	-110	dBm
Sensitivity	FSK, 20kbps, ±10kHz deviation, 2-GFSK, 868.3MHz, 52 kHz RX BW, 20 byte PSDU < 10% PER	-110	dBm
Saturation limit	20 byte PSDU < 10% PER, 868.3MHz	10	dBm

資料に関するフィードバック(ご意見やお問い合わせ)を送信

19



When Measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.0V with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

36 dB	path. All measurements are perfor	med conducted.		
36 dB	PARAMETER	TEST CONDITIONS	MIN TYP MA	K UNIT
\$4	Selectivity, +100kHz		38	dB
\$42	Selectivity, -100kHz		36	dB
Selectivity, +400kHz	Selectivity, +200kHz		44	dB
Selectivity, -400kHz	Selectivity, -200kHz		42	dB
Slocking. +1MHz Slocking. +1MHz Slocking. +2MHz 54 dB 61 dB dB 61 dB 61 dB 61 dB 61 dB 61 dB 61 dB dB 61 dB 61 dB 61 dB 61 dB 61 dB dB dB dB dB dB dB d	Selectivity, +400kHz		49	dB
Selecking, -1MHz	Selectivity, -400kHz		44	dB
Sicking	Blocking, +1MHz	00 h.t. DCDU 4400/ DED 000 0MU-	58	dB
Blocking, +2MHz	Blocking, -1MHz	20-byte PSD0 < 10% PER, 868.3MHZ	54	dB
Blocking5MHz	Blocking, -2MHz		61	dB
Slocking, +5MHz	Blocking, +2MHz		61	dB
Blocking -10MHz 75 dB	Blocking, -5MHz		70	dB
Blocking, +10MHz	Blocking, +5MHz		70	dB
Blocking + 5% Fc. (45.75MHz) 20 byte PSDU < 10% PER, 866.6MHz, wanted signal -94dBm	Blocking, -10MHz		75	dB
3dB above usable sensitivity limit according to ETŠI EN 300 220	Blocking, +10MHz		76	dB
Slocking - 5% Fc. (-45.75MHz)	Blocking + 5% Fc. (45.75MHz)	20 byte PSDU < 10% PER, 866.6MHz, wanted signal -94dBm.	-13	dBm
Sensitivity Imit. 39 48	Blocking - 5% Fc. (-45.75MHz)		-13	dBm
Brabled) Starting from the sensitivity limit 100 dB RSSI accuracy Starting from the sensitivity limit across the given dynamic range 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Negative offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 802.15.4, 200kbps, ±50kHz deviation, 2-GFSK, 311kHz RX BW Sensitivity 1% BER, 868MHz 4.103 dBm Sensitivity 1% BER, 915MHz Wanted signal 3dB above sensitivity limit. 45 dB Selectivity, +400kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 45 dB Selectivity, +800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 47 dB Blocking, +2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 46 dB Blocking, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 47 dB Blocking, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 48 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 49 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 40 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 40 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 40 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 40 dB Blocking, -10MHz 40 dB Blocking, -10MHz 41 dB Blocking, -10MHz 42 dB Blocking, -10MHz 43 dB Blocking, -10MHz 44 dB Blocking, -10M	Image rejection (image compensation enabled)	1 7	39	dB
Starting from the sensitivity limit across the given dynamic range ±3 dB 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Negative offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. 1000 ppm pm	Image rejection (image compensation enabled)	20 byte PSDU < 10% PER, 866.6MHz ⁽¹⁾	39	dB
Frequency error tolerance (ppm) 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Negative offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Negative offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Negative offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 802.15.4, 200kbps, ±50kHz deviation, 2-GFSK, 311kHz RX BW Sensitivity 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 802.15.4, 200kbps, ±50kHz deviation, 2-GFSK, 311kHz RX BW Sensitivity 10% PER, 20 byte payload, measured at 10dB above sensitivity limit. 508.21.5.4, 200kbps, ±50kHz deviation, 2-GFSK, 311kHz RX BW Sensitivity 10% PER, 20 byte payload, measured at 10dB above sensitivity limit. 509.21.5.4, 200kbps, ±50kHz deviation, 2-GFSK, 311kHz RX BW Sensitivity 1000 ppm 100	RSSI dynamic range	Starting from the sensitivity limit	100	dB
Level. Negative offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Negative offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Negative offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 10% PER, 20 byte payload, measured at 10dB above sensitivity 1000 ppm 1000 ppm 1000	RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	dB
level. Dositive offset D	Frequency error tolerance (ppm)	level.	24	ppm
Symbol rate error tolerance (ppm) level. Negative offset 10% PER, 20 byte payload, measured at 10dB above sensitivity level. Positive offset 1000 ppm 802.15.4, 200kbps, ±50kHz deviation, 2-GFSK, 311kHz RX BW Sensitivity 1% BER, 868MHz Sensitivity 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 45 dB Selectivity, +400kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 45 dB Selectivity, +800kHz Selectivity, +800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 52 dB Selectivity, -800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 47 dB Blocking, +2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 59 dB Blocking, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 50 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 50 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 50 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 50 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 50 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Blocking, -10MHz 70 dB Blockin	Frequency error tolerance (ppm)	level.	24	ppm
Symbol rate error tolerance (ppm) level. Positive offset Pos	Symbol rate error tolerance (ppm)	level.	-1000	ppm
Sensitivity 1% BER, 868MHz -103 dBm Sensitivity 1% BER, 915MHz -103 dBm Selectivity, +400kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 45 dB Selectivity, -400kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 45 dB Selectivity, +800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 52 dB Selectivity, -800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 52 dB Selectivity, -800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 47 dB Blocking, +2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 59 dB Blocking, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 56 dB Blocking, +10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 71 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Selectivity, 500kbps, ±190kHz deviation, 2-GFSK, 622 kHz RX BW Sensitivity 500kbps 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 34 dB	Symbol rate error tolerance (ppm)	level.	1000	ppm
Sensitivity 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 45 dB Selectivity, +400kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 45 dB Selectivity, +800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 52 dB Selectivity, +800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 52 dB Selectivity, -800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 47 dB Selectivity, -800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 59 dB Selectivity, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 59 dB Selectivity, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 56 dB Selectivity, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 71 dB Selectivity, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Selectivity, 500kbps, ±190kHz deviation, 2-GFSK, 622 kHz RX BW Sensitivity 500kbps 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 34 dB	802.15.4, 200kbps, ±50kHz deviation, 2-G	FSK, 311kHz RX BW		
Selectivity, +400kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 45 dB Selectivity, -400kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 45 dB Selectivity, +800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 52 dB Selectivity, -800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 47 dB Selectivity, -800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 59 dB Selectivity, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 59 dB Selectivity, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 56 dB Selectivity, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 71 dB Selections, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Selectivity, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Selectivity, 500kbps, ±190kHz deviation, 2-GFSK, 622 kHz RX BW Sensitivity 500kbps 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 34 dB	Sensitivity	1% BER, 868MHz	-103	dBm
Selectivity, -400kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 45 dB Selectivity, +800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 52 dB Selectivity, -800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 47 dB Selectivity, -800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 59 dB Selectivity, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 59 dB Selectivity, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 56 dB Selectivity, +10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 71 dB Selectivity, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Selectivity, 500kbps, ±190kHz deviation, 2-GFSK, 622 kHz RX BW Sensitivity 500kbps 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 34 dB	Sensitivity	1% BER, 915MHz	-103	dBm
Selectivity, +800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 52 dB Selectivity, -800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 47 dB Selectivity, -800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 59 dB Selectivity, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 56 dB Selectivity, +10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 71 dB Selecking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Selectivity, 500kbps, ±190kHz deviation, 2-GFSK, 622 kHz RX BW Sensitivity 500kbps 915MHz, 1% PER, 127 byte payload -95 dBm Selectivity, ±1MHz 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 34 dB	Selectivity, +400kHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	45	dB
Selectivity, -800kHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 47 dB Blocking, +2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 59 dB Blocking, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 56 dB Blocking, +10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 71 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Blocking, -10MHz 915MHz deviation, 2-GFSK, 622 kHz RX BW Sensitivity 500kbps, ±190kHz deviation, 2-GFSK, 622 kHz RX BW Sensitivity 500kbps 915MHz, 1% PER, 127 byte payload -95 dBm Selectivity, ±1MHz 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 34 dB	Selectivity, -400kHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	45	dB
Blocking, +2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 59 dB Blocking, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 56 dB Blocking, +10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 71 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB BO2.15.4, 500kbps, ±190kHz deviation, 2-GFSK, 622 kHz RX BW Sensitivity 500kbps 915MHz, 1% PER, 127 byte payload -95 dBm Selectivity, ±1MHz 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 34 dB	Selectivity, +800kHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	52	dB
Blocking, -2MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 56 dB Blocking, +10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 71 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB BO2.15.4, 500kbps, ±190kHz deviation, 2-GFSK, 622 kHz RX BW Sensitivity 500kbps 915MHz, 1% PER, 127 byte payload -95 dBm Selectivity, ±1MHz 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 34 dB	Selectivity, –800kHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	47	dB
Blocking, +10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 71 dB Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB 802.15.4, 500kbps, ±190kHz deviation, 2-GFSK, 622 kHz RX BW Sensitivity 500kbps 915MHz, 1% PER, 127 byte payload -95 dBm Selectivity, ±1MHz 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 34 dB	Blocking, +2MHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	59	dB
Blocking, -10MHz 1% BER, 915MHz. Wanted signal 3dB above sensitivity limit. 70 dB 802.15.4, 500kbps, ±190kHz deviation, 2-GFSK, 622 kHz RX BW Sensitivity 500kbps 915MHz, 1% PER, 127 byte payload -95 dBm Selectivity, ±1MHz 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 34 dB	Blocking, –2MHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	56	dB
802.15.4, 500kbps, ±190kHz deviation, 2-GFSK, 622 kHz RX BW Sensitivity 500kbps 915MHz, 1% PER, 127 byte payload -95 dBm Selectivity, ±1MHz 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 34 dB	Blocking, +10MHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	71	dB
Sensitivity 500kbps 915MHz, 1% PER, 127 byte payload -95 dBm Selectivity, ±1MHz 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 34 dB	Blocking, –10MHz	1% BER, 915MHz. Wanted signal 3dB above sensitivity limit.	70	dB
Selectivity, ±1MHz 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 34 dB	802.15.4, 500kbps, ±190kHz deviation, 2-0	FSK, 622 kHz RX BW		1
	Sensitivity 500kbps	915MHz, 1% PER, 127 byte payload	-95	dBm
Selectivity, ±2MHz 915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm 46 dB	Selectivity, ±1MHz	915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm	34	dB
	Selectivity, ±2MHz	915MHz, 1% PER, 127 byte payload. Wanted signal at -88dBm	46	dB

Copyright © 2024 Texas Instruments Incorporated

When Measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.0V with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Co-channel rejection	915MHz, 1% PER, 127 byte payload. Wanted signal at -71dBm	-8		dB
SimpleLink™ Long Range 2.5/5kbps (20	0ksps), ±5kHz Deviation, 2-GFSK, 34kHz RX Bandwidth, FEC = 1:2	, DSSS = 1:4/1:2		
Sensitivity	2.5kbps, 1% BER, 868MHz	-121		dBm
Sensitivity	2.5kbps, 1% BER, 915MHz	-121		dBm
Sensitivity	5kbps, 1% BER, 868MHz	-119		dBm
Sensitivity	5kbps, 1% BER, 915MHz	-119		dBm
Saturation limit	2.5kbps, 1% BER, 868MHz	10		dBm
Selectivity, +100kHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	49		dB
Selectivity, -100kHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	49		dB
Selectivity, +200kHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	52		dB
Selectivity, -200kHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	48		dB
Selectivity, +300kHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	54		dB
Selectivity, -300kHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	48		dB
Blocking, +1MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	65		dB
Blocking, -1MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	60		dB
Blocking, +2MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	70		dB
Blocking, -2MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	68		dB
Blocking, +5MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	78		dB
Blocking, -5MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	77		dB
Blocking, +10MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	87		dB
Blocking, -10MHz	2.5kbps, 1% BER, 868MHz ⁽¹⁾	92		dB
Image rejection (image compensation enabled)	2.5kbps, 1% BER, 868MHz ⁽¹⁾	47		dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB
Frequency error tolerance (ppm)	2.5kbps, measured at –110dBm.	-24/26		ppm
Symbolrate error tolerance (ppm)	2.5kbps, measured at –110dBm.	-90/70		ppm
Narrowband, 9.6kbps ±2.4kHz Deviation	, 2-GFSK, 868MHz, 17.1kHz RX BW			
Sensitivity	1% BER	-117		dBm
Adjacent Channel Rejection	1% BER. Wanted signal 3dB above usable sensitivity limit (usable sensitivity –104.6dBm). Interferer ±20kHz	42		dB
Alternate Channel Rejection	1% BER. Wanted signal 3dB above usable sensitivity limit (usable sensitivity –104.6dBm). Interferer ±40kHz	42		dB
Blocking, ±1MHz	1% BER. Wanted signal 3dB above usable sensitivity limit (usable sensitivity –104.6dBm)	66		dB
Blocking, ±2MHz	1% BER. Wanted signal 3dB above usable sensitivity limit (usable sensitivity –104.6dBm)	71		dB
Blocking, ±10MHz	1% BER. Wanted signal 3dB above usable sensitivity limit (usable sensitivity –104.6dBm)	85		dB
802.15.4, 50kbps, ±25kHz Deviation, 2-G	FSK, 100kHz RX BW (Legacy)			
Sensitivity	1% BER, 868MHz	-110		dBm
Sensitivity	1% BER, 915MHz	-110		dBm
	1% BER, 868MHz	10		dBm

English Data Sheet: SWRS270



When Measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.0V with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

path. All measurements are performance PARAMETER	TEST CONDITIONS	MIN TYP N	MAX UNIT
Selectivity, +200kHz		44	dB
Selectivity, -200kHz		44	dB
Selectivity, +400kHz		54	dB
Selectivity, -400kHz		44	dB
Blocking, +1MHz		57	dB
Blocking, -1MHz		57	dB
Blocking, +2MHz	1% BER, 868MHz ⁽¹⁾	61	dB
Blocking, -2MHz		61	dB
Blocking, +5MHz		67	dB
Blocking, -5MHz		67	dB
Blocking, +10MHz		76	dB
Blocking, -10MHz		76	dB
Blocking + 5% Fc. (43.42MHz)	1% BER, 868MHz	-15	dBm
Blocking - 5% Fc. (-43.42MHz)	802.15.4g mandatory mode, wanted signal –94dBm. 3dB above usable sensitivity limit according to ETSI EN 300 220 V3.1.1 (usable sensitivity -97dBm). Limit is Cat 1.5 requirement.	-15	dBm
Image rejection (image compensation enabled)	1% BER, 868MHz. Wanted signal 3dB above sensitivity limit	39	dB
RSSI dynamic range	Starting from the sensitivity limit	95	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	dB
Frequency error tolerance (ppm)	1% BER, measured at –100dBm (10dB above sensitivity level). Negative offset	-30	ppm
Frequency error tolerance (ppm)	1% BER, measured at –100dBm (10dB above sensitivity level). Positive offset	25	ppm
Symbol rate error tolerance (ppm)	1% BER, measured at –100dBm (10dB above sensitivity level). Negative offset	-2000	ppm
Symbol rate error tolerance (ppm)	1% BER, measured at –100dBm (10dB above sensitivity level) Positive offset	2000	ppm
802.15.4, 100kbps, ±25kHz Deviation, 2-	GFSK, 137kHz RX BW		
Sensitivity 100kbps	868MHz, 1% PER, 127 byte payload	-103	dBm
Selectivity, ±200kHz	868MHz, 1% PER, 127 byte payload. Wanted signal at –96dBm	38	dB
Selectivity, ±400kHz	000WHZ, 1701 ETC, 127 Byte payload. Warted signal at -30dBitt	44	dB
Co-channel rejection	868MHz, 1% PER, 127 byte payload. Wanted signal at –79dBm	-9	dB
Generic OOK (16.384kbps, OOK w / Mai	nchester encoding, 100kHz RX BW)		
Sensitivity	OOK, 915.0MHz, 1% BER	-114	dBm
Sensitivity	OOK, 868.8MHz, 1% BER	-113	dBm
Saturation limit	868.3MHz	0	dBm
Selectivity, +200kHz		52	dB
Selectivity, –200kHz		47	dB
Selectivity, +400kHz		42	dB
Selectivity, –400kHz		42	dB
Blocking, +1MHz		68	dB
Blocking, –1MHz	868.3MHz. Wanted signal 3dB above sensitivity level.	64	dB
Blocking, +2MHz		68	dB
Blocking, –2MHz		64	dB
Blocking, +5MHz		74	dB
Blocking, –5MHz		73	dB
Blocking, +10MHz		68	dB
Blocking, –10MHz		64	dB

Copyright © 2024 Texas Instruments Incorporated

22



When Measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.0V with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN TYP MA	X UNIT
RSSI dynamic range	Starting from the sensitivity limit	95	dB
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3	dB
Frequency error tolerance (ppm)	Measured at 10dB above sensitivity level. Negative offset	-40	ppm
Frequency error tolerance (ppm)	Measured at 10dB above sensitivity level. Positive offset	40	ppm
Symbol rate error tolerance (ppm)	Measured at 10dB above sensitivity level. Negative offset	-2000	ppm
Symbol rate error tolerance (ppm)	Measured at 10dB above sensitivity level Positive offset	2000	ppm
WB-DSSS, 240/120/60/30kbps (480ksy	m/s, 2-GFSK, ±195kHz Deviation, FEC (Half Rate), DSSS = 1/2/4/8, 622	kHz RX BW)	
Sensitivity	240kbps, DSSS = 1, 1% BER, 915.0MHz	-105	dBm
Sensitivity	120kbps, DSSS = 2, 1% BER, 915.0MHz	-106	dBm
Sensitivity	60kbps, DSSS = 4, 1% BER, 915.0MHz	-108	dBm
Sensitivity	30kbps, DSSS = 8, 1% BER, 915.0MHz	-109	dBm
Saturation limit	915.0MHz	0	dBm
	240kbps, DSSS = 1	54	dB
	120kbps, DSSS = 2	57	dB
Blocking +1MHz	60kbps, DSSS = 4	57	dB
	30kbps, DSSS = 8	57	dB
	240kbps, DSSS = 1	49	dB
	120kbps, DSSS = 2	50	dB
Blocking -1MHz	60kbps, DSSS = 4	52	dB
	30kbps, DSSS = 8	53	dB
	240kbps, DSSS = 1	54	dB
	120kbps, DSSS = 2	55	dB
Blocking +2MHz	60kbps, DSSS = 4	57	dB
	30kbps, DSSS = 8	58	dB
			dB
	240kbps, DSSS = 1	53	
Blocking -2MHz	120kbps, DSSS = 2	54	dB
	60kbps, DSSS = 4	56	dB
	30kbps, DSSS = 8	56	dB
	240kbps, DSSS = 1	55	dB
Blocking +5MHz	120kbps, DSSS = 2	56	dB
	60kbps, DSSS = 4	58	dB
	30kbps, DSSS = 8	59	dB
	240kbps, DSSS = 1	54	dB
Blocking -5MHz	120kbps, DSSS = 2	55	dB
	60kbps, DSSS = 4	57	dB
	30kbps, DSSS = 8	58	dB
	240kbps, DSSS = 1	69	dB
Blocking +10MHz	120kbps, DSSS = 2	70	dB
	60kbps, DSSS = 4	72	dB
	30kbps, DSSS = 8	73	dB
	240kbps, DSSS = 1	65	dB
Blocking -10MHz	120kbps, DSSS = 2	67	dB
	60kbps, DSSS = 4	69	dB
	30kbps, DSSS = 8	70	dB
RSSI dynamic range	Starting from the sensitivity limit	85	dB



When Measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.0V with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RSSI accuracy	Starting from the sensitivity limit across the given dynamic range	±3		dB	

⁽¹⁾ Wanted signal 3dB above usable sensitivity limit according to ETSI EN 300 220 v. 3.1.1

7.11 861MHz to 1054MHz—Transmit (TX)

When measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.0V with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted. (1)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
General parameters		'		-	
Max output power, boost m	node	VDDR = 1.95V Minimum supply voltage (VDDS) for boost mode is 2.1V 868MHz and 915MHz	14		dBm
Max output power		868MHz and 915MHz	12		dBm
Output power programmab	le range	868MHz and 915MHz, 1dB step size.	34		dB
Output power variation ove	er temperature	+10dBm setting Over recommended temperature operating range	±2		dB
Output power variation over	er temperature Boost mode	+14dBm setting Over recommended temperature operating range	±1.5		dB
Spurious emissions and	harmonics				
	30MHz to 1GHz	+14dBm setting ETSI restricted bands	< -54		dBm
Spurious emissions (excluding harmonics) (2)	SUMINZ TO TOPIZ	+14dBm setting ETSI outside restricted bands	< -36		dBm
	1GHz to 12.75GHz (outside ETSI restricted bands)	+14dBm setting measured in 1MHz bandwidth (ETSI)	< -30		dBm
	30MHz to 88MHz (within FCC restricted bands)	+14dBm setting	< -56		dBm
	88MHz to 216MHz (within FCC restricted bands)	+14dBm setting	< -52		dBm
Spurious emissions out- of-band, 915MHz (2)	216MHz to 960MHz (within FCC restricted bands)	+14dBm setting	< -50		dBm
5. 22.12, 6.15.11.12	960MHz to 2390MHz and above 2483.5MHz (within FCC restricted band)	+14dBm setting	< -42		dBm
	1GHz to 12.75GHz (outside FCC restricted bands)	+14dBm setting	< -40		dBm
	Below 710MHz (ARIB T-108)	+14dBm setting	< -36		dBm
	710MHz to 900MHz (ARIB T-108)	+14dBm setting	< -55		dBm
Spurious emissions out- of-band, 920.6/928MHz ⁽²⁾	900MHz to 915MHz (ARIB T-108)	+14dBm setting	< -55		dBm
	930MHz to 1000MHz (ARIB T-108)	+14dBm setting	< -55		dBm
	1000MHz to 1215MHz (ARIB T-108)	+14dBm setting	< -45		dBm
	Above 1215 MHz (ARIB T-108)	+14dBm setting	< -30		dBm

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

24

Product Folder Links: CC1314R10 English Data Sheet: SWRS270

7.11 861MHz to 1054MHz—Transmit (TX) (続き)

When measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.0V with DC/DC enabled unless otherwise noted. All measurements are performed at the antenna input with a combined RX and TX path. All measurements are performed conducted. (1)

	PARAMETER	TEST CONDITIONS	MIN TYP	P MAX	UNIT	
	Second harmonic	+14dBm setting, 868MHz	< -30)	dBm	
	Second Harmonic	+14dBm setting, 915MHz	< -30)	dbiii	
	Third harmonic	+14dBm setting, 868MHz	< -30)	I.D.	
Harmonics		+14dBm setting, 915MHz	< -42	2	- dBm	
Harmonics	Fourth harmonic	+14dBm setting, 868MHz	< -30)	dBm	
		+14dBm setting, 915MHz	< -42	2	dbiii	
	Fifth harmonic	+14dBm setting, 868MHz	< -30)	dBm	
		+14dBm setting, 915MHz	< -42	2	delli	

⁽¹⁾ Some combinations of frequency, data rate and modulation format requires use of external crystal load capacitors for regulatory compliance. More details can be found in the device errata.

7.12 861MHz to 1054MHz - PLL Phase Noise Wideband Mode

When measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.0V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	±10kHz offset		-74		dBc/Hz
	±100kHz offset		-97		dBc/Hz
	±200kHz offset		-107		dBc/Hz
Phase noise in the 868- and 915-MHz bands 20kHz PLL loop bandwidth	±400kHz offset		-113		dBc/Hz
	±1000kHz offset		-120		dBc/Hz
	±2000kHz offset		-127		dBc/Hz
	±10000kHz offset		-141		dBc/Hz

7.13 861MHz to 1054MHz - PLL Phase Noise Narrowband Mode

When measured on the LP-EM-CC1314R10 reference design with T_c = 25°C, V_{DDS} = 3.0V.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	±10kHz offset		-96		dBc/Hz
	±100kHz offset		-95		dBc/Hz
	±200kHz offset		-94		dBc/Hz
Phase noise in the 868- and 915-MHz bands 150kHz PLL loop bandwith	±400kHz offset		-104		dBc/Hz
	±1000kHz offset		-121		dBc/Hz
	±2000kHz offset		-130		dBc/Hz
	±10000kHz offset		-140		dBc/Hz

7.14 Timing and Switching Characteristics

7.14.1 Reset Timing

PARAMETER	MIN	TYP MA	UNIT
RESET_N low duration	1		μs

7.14.2 Wakeup Timing

Measured over operating free-air temperature with V_{DDS} = 3.0V (unless otherwise noted). The times listed here do not include software overhead.

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
MCU, Reset to Active ⁽¹⁾			μs	

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

25

⁽²⁾ Suitable for systems targeting compliance with EN 300 220, EN 303 131, EN 303 204, FCC CFR47 Part 15, ARIB STD-T108.



7.14.2 Wakeup Timing (続き)

Measured over operating free-air temperature with V_{DDS} = 3.0V (unless otherwise noted). The times listed here do not include software overhead.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MCU, Shutdown to Active ⁽¹⁾		8	50 - 4000		μs
MCU, Standby to Active			160		μs
MCU, Active to Standby			39		μs
MCU, Idle to Active			15		μs

(1) The wakeup time is dependent on remaining charge on VDDR capacitor when starting the device, and thus how long the device has been in Reset or Shutdown before starting up again. The wake up time increases with a higher capacitor value.

7.14.3 Clock Specifications

7.14.3.1 48MHz Clock Input (TCXO)

Measured on a Texas Instruments reference design with T_c = 25°C, V_{DDS} = 3.0V, unless otherwise noted. (1)

TEST CONDITIONS	MIN	TYP MAX	UNIT				
		48	MHz				
TCXO clipped sine output connected to pin X48M_P through series capacitor	0.8	1.7	V				
TCXO with CMOS output directly coupled to pin X48M_P	1.3	VDDR	V				
	0	0.3	V				
	TCXO clipped sine output connected to pin X48M_P through series capacitor TCXO with CMOS output directly	TCXO clipped sine output connected to pin X48M_P through series capacitor TCXO with CMOS output directly 1.3	TCXO clipped sine output connected to pin X48M_P through series capacitor TCXO with CMOS output directly 1.3 VDDR				

⁽¹⁾ Probing or otherwise stopping the TCXO while the DC/DC converter is enabled may cause permanent damage to the device.

7.14.3.2 48MHz Crystal Oscillator (XOSC HF)

Measured on a Texas Instruments reference design with T_c = 25°C, V_{DDS} = 3.0V, unless otherwise noted. (1)

	PARAMETER	MIN	TYP	MAX	UNIT
F	Crystal frequency		48		MHz
ESR	Equivalent series resistance 6 pF < $C_L \le 9$ pF		20	60	Ω
ESR	Equivalent series resistance 5 pF < $C_L \le 6$ pF			80	Ω
L _M	Motional inductance, relates to the load capacitance that is used for the crystal (C_L in Farads) $^{(2)}$		< 3 × 10 ⁻²⁵ / C _L ²		Н
C _L	Crystal load capacitance ⁽³⁾	5	7 ⁽⁴⁾	9	pF
t	Start-up time ⁽⁵⁾		200		μs

- (1) Probing or otherwise stopping the crystal while the DC/DC converter is enabled may cause permanent damage to the device.
- The crystal manufacturer's specification must satisfy this requirement for proper operation.
- (3) Adjustable load capacitance is integrated into the device. External load capacitors are required for systems targeting compliance with certain regulations. See the device errata for further details.
- (4) On-chip default connected capacitance including reference design parasitic capacitance. Connected internal capacitance is changed through software in the Customer Configuration section (CCFG).
- (5) Start-up time using the TI-provided power driver. Start-up time may increase if driver is not used.

7.14.3.3 48MHz RC Oscillator (RCOSC_HF)

Measured on a Texas Instruments reference design with T_c = 25°C, V_{DDS} = 3.0V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Frequency		48		MHz
Uncalibrated frequency accuracy		±1		%
Calibrated frequency accuracy ⁽¹⁾		±0.25		%
Start-up time		5		μs

⁽¹⁾ Accuracy relative to the calibration source (XOSC HF).

7.14.3.4 2MHz RC Oscillator (RCOSC MF)

Measured on a Texas Instruments reference design with T_c = 25°C, V_{DDS} = 3.0V, unless otherwise noted.

	 	,	ססס				
				MIN	TYP	MAX	UNIT
Calibrated frequency					2		MHz
Start-up time					5		μs

7.14.3.5 32.768 kHz Crystal Oscillator (XOSC LF)

Measured on a Texas Instruments reference design with T_c = 25°C, V_{DDS} = 3.0V, unless otherwise noted.

	3 7 250	MIN TYP	MAX	UNIT
	Crystal frequency	32.768		kHz
ESR	Equivalent series resistance	30	100	kΩ

Product Folder Links: CC1314R10

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

27



7.14.3.5 32.768 kHz Crystal Oscillator (XOSC LF) (続き)

Measured on a Texas Instruments reference design with $T_c = 25$ °C, $V_{DDS} = 3.0$ V, unless otherwise noted.

		MIN	TYP	MAX	UNIT
C _L	Crystal load capacitance	6	7 ⁽¹⁾	12	pF

(1) Default load capacitance using TI reference designs including parasitic capacitance. Crystals with different load capacitance may be used.

7.14.3.6 32 kHz RC Oscillator (RCOSC LF)

Measured on a Texas Instruments reference design with T_c = 25°C, V_{DDS} = 3.0V, unless otherwise noted.

	MIN	TYP	MAX	UNIT
Calibrated frequency		32.8 ⁽¹⁾		kHz
Temperature coefficient.		50		ppm/°C

(1) When using RCOSC_LF as source for the low frequency system clock (SCLK_LF), the accuracy of the SCLK_LF-derived Real Time Clock (RTC) can be improved by measuring RCOSC_LF relative to XOSC_HF and compensating for the RTC tick speed. This functionality is available through the TI-provided Power driver.

7.14.4 Serial Peripheral Interface (SPI) Characteristics

7.14.4.1 SPI Characteristics

over operating free-air temperature range (unless otherwise noted).

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Master Mode 1.8 < VDDS < 3.8			12	
f _{SCLK} 1/t _{sclk}	SPI clock frequency	Slave Mode 2.7 < VDDS < 3.8				MHz
		Slave Mode VDDS < 2.7			7	
DC _{SCK}	SCK Duty Cycle		45	50	55	%

7.14.4.2 SPI Master Mode

over operating free-air temperature range (unless otherwise noted).

	PARAMETERS	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{SCLK_H/}	SCLK High or Low time		(t _{SPI} /2) - 1	$t_{SPI} / 2 (t_{SPI} / 2) + 1$	ns
t _{CS.LEAD}	CS lead-time, CS active to clock		1		SCLK
t _{CS.LAG}	CS lag time, Last clock to CS inactive		1		SCLK
t _{CS.ACC}	CS access time, CS active to MOSI data out			1	SCLK
t _{CS.DIS}	CS disable time, CS inactive to MOSI high inpedance			1	SCLK
t _{SU.MI}	MISO input data setup time ⁽¹⁾	VDDS = 3.3V	12.5		ns
t _{SU.MI}	MISO input data setup time	VDDS = 1.8V	23.5		ns
t _{HD.MI}	MISO input data hold time		0		ns
t _{VALID.M} O	MOSI output data valid time ⁽²⁾	SCLK edge to MOSI valid,CL = 20 pF (4)		13	ns
t _{HD.MO}	MOSI output data hold time(3)	CL = 20 pF	0		ns


Product Folder Links: CC1314R10

- (1) The MISO input data setup time can be fully compensated when delayed sampling feature is enabled.
- (2) Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge.
- (3) Specifies how long data on the output is valid after the output changing SCLK clock edge.

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

7.14.4.3 SPI Master Mode Timing Diagrams






図 7-1. SPI Master Mode Timing

29



7.14.4.4 SPI Slave Mode


over operating free-air temperature range (unless otherwise noted).

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{CS.LEAD}	CS lead-time, CS active to clock		1			SCLK
t _{CS.LAG}	CS lag time, Last clock to CS inactive		1			SCLK
t _{CS.ACC}	CS access time, CS active to MISO data out	VDDS = 3.3V			56	ns
t _{CS.ACC}	CS access time, CS active to MISO data out	VDDS = 1.8V			70	ns
t _{CS.DIS}	CS disable time, CS inactive to MISO high inpedance	VDDS = 3.3V			56	ns
t _{CS.DIS}	CS disable time, CS inactive to MISO high inpedance	VDDS = 1.8V			70	ns
t _{SU.SI}	MOSI input data setup time		30			ns
t _{HD.SI}	MOSI input data hold time		0			ns
t _{VALID.S} O	MISO output data valid time ⁽¹⁾	SCLK edge to MISO valid,C _L = 20 pF, 3.3V (4)			50	ns
t _{VALID.S} O	MISO output data valid time ⁽¹⁾	SCLK edge to MISO valid,C _L = 20 pF, 1.8V (4)			65	ns
$t_{\rm HD.SO}$	MISO output data hold time ⁽²⁾	C _L = 20 pF	0			ns

⁽¹⁾ Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge.

⁽²⁾ Specifies how long data on the output is valid after the output changing SCLK clock edge.

7.14.4.5 SPI Slave Mode Timing Diagrams






図 7-2. SPI Slave Mode Timing

31



7.14.5 UART

7.14.5.1 UART Characteristics

over operating free-air temperature range (unless otherwise noted).

PARAMETER	MIN	TYP	MAX	UNIT
UART rate			3	MBaud

7.15 Peripheral Characteristics

7.15.1 ADC

7.15.1.1 Analog-to-Digital Converter (ADC) Characteristics

 T_c = 25°C, V_{DDS} = 3.0V and voltage scaling enabled, unless otherwise noted.⁽¹⁾ Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	Input voltage range		0	VDDS	V
	Resolution		12		Bits
	Sample Rate			200	ksps
	Offset	Internal 4.3V equivalent reference ⁽²⁾	-0.24		LSB
	Gain error	Internal 4.3V equivalent reference ⁽²⁾	7.14		LSB
DNL ⁽³⁾	Differential nonlinearity		>-1		LSB
INL	Integral nonlinearity		±4		LSB
		Internal 4.3V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6kHz input tone	9.8		
		Internal 4.3V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6kHz input tone, DC/DC enabled	9.8		
		VDDS as reference, 200 kSamples/s, 9.6kHz input tone	10.1		
ENOB	Effective number of bits	Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300Hz input tone	11.1		Bits
		Internal reference, voltage scaling disabled, 14-bit mode, 200 kSamples/s, 300Hz input tone ⁽⁴⁾	11.3		
		Internal reference, voltage scaling disabled, 15-bit mode, 200 kSamples/s, 300Hz input tone ⁽⁴⁾	11.6		
		Internal 4.3V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6kHz input tone	-65		
THD	Total harmonic distortion	VDDS as reference, 200 kSamples/s, 9.6kHz input tone	-70		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300Hz input tone	-72		
	Signal-to-noise	Internal 4.3V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6kHz input tone	60		
SINAD, SNDR	and	VDDS as reference, 200 kSamples/s, 9.6kHz input tone	63		dB
ONDIN	distortion ratio	Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300Hz input tone	68		
		Internal 4.3V equivalent reference ⁽²⁾ , 200 kSamples/s, 9.6kHz input tone	70		
SFDR	Spurious-free dynamic range	VDDS as reference, 200 kSamples/s, 9.6kHz input tone	73		dB
		Internal reference, voltage scaling disabled, 32 samples average, 200 kSamples/s, 300Hz input tone	75		
	Conversion time	Serial conversion, time-to-output, 24MHz clock	50		Clock Cycles
	Current consumption	Internal 4.3V equivalent reference ⁽²⁾	0.42		mA
	Current consumption	VDDS as reference	0.6		mA
	Reference voltage	Equivalent fixed internal reference (input voltage scaling enabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/ offset compensation factors stored in FCFG1	4.3(2) (5)		V

Product Folder Links: CC1314R10

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

7.15.1.1 Analog-to-Digital Converter (ADC) Characteristics (続き)

 T_c = 25°C, V_{DDS} = 3.0V and voltage scaling enabled, unless otherwise noted.⁽¹⁾

Performance numbers require use of offset and gain adjustements in software by TI-provided ADC drivers.

PARAMETER	TEST CONDITIONS	MIN T	YP MAX	UNIT
Reference voltage	Fixed internal reference (input voltage scaling disabled). For best accuracy, the ADC conversion should be initiated through the TI-RTOS API in order to include the gain/offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3V) as follows: $V_{\text{ref}} = 4.3V \times 1408 / 4095$	1.	48	V
Reference voltage	VDDS as reference, input voltage scaling enabled	VDI	os	V
Reference voltage	VDDS as reference, input voltage scaling disabled	VDD 2.82		V
Input impedance	200 kSamples/s, voltage scaling enabled. Capacitive input, Input impedance depends on sampling frequency and sampling time		>1	ΜΩ

⁽¹⁾ Using IEEE Std 1241-2010 for terminology and test methods.

⁽²⁾ Input signal scaled down internally before conversion, as if voltage range was 0V to 4.3V.

⁽³⁾ No missing codes.

⁽⁴⁾ ADC output = $\Sigma(4^n \text{ samples}) >> n$, n = desired extra bits.

⁽⁵⁾ Applied voltage must be within Absolute Maximum Ratings at all times.



7.15.2 DAC

7.15.2.1 Digital-to-Analog Converter (DAC) Characteristics

 $T_c = 25$ °C, $V_{DDS} = 3.0$ V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Seneral	l Parameters					
	Resolution			8		Bits
		Any load, any V _{REF} , pre-charge OFF, DAC charge-pump ON	1.8		3.8	
/ _{DDS}	Supply voltage	External Load ⁽¹⁾ , any V _{REF} , pre-charge OFF, DAC charge-pump OFF	2.0		3.8	V
		Any load, V _{REF} = DCOUPL, pre-charge ON	2.6		3.8	
_	Clock froguency	Buffer ON (recommended for external load)	16		250	kHz
F _{DAC}	Clock frequency	Buffer OFF (internal load)	16		1000	KIIZ
	Voltage output settling time	V _{REF} = VDDS, buffer OFF, internal load		13		1 / F _{DAC}
	voltage output settling time	V _{REF} = VDDS, buffer ON, external capacitive load = 20pF ⁽²⁾		13.8		171 DAC
	External capacitive load			20	200	pF
	External resistive load		10			МΩ
	Short circuit current				400	μΑ
		VDDS = 3.8V, DAC charge-pump OFF		50.8		
		VDDS = 3.0V, DAC charge-pump ON		51.7		
	Max output impedance Vref =	VDDS = 3.0V, DAC charge-pump OFF		53.2		
Z_{MAX}	VDDS, buffer ON, CLK	VDDS = 2.0 V, DAC charge-pump ON		48.7		kΩ
	250kHz	VDDS = 2.0 V, DAC charge-pump OFF		70.2		
		VDDS = 1.8V, DAC charge-pump ON		46.3		
		VDDS = 1.8V, DAC charge-pump OFF		88.9		
internal	Load - Continuous Time Com	parator / Low Power Clocked Comparator				
D	Differential nonlinearity	V _{REF} = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator F _{DAC} = 250kHz		±1		1.00(2)
DNL	Differential nonlinearity	V _{REF} = VDDS, load = Continuous Time Comparator or Low Power Clocked Comparator F _{DAC} = 16 kHz		±1.2		LSB ⁽³⁾
		V _{REF} = VDDS = 3.8V		±0.64		
		V _{REF} = VDDS = 3.0V		±0.81		
	Offset error ⁽⁴⁾	V _{REF} = VDDS = 1.8V		±1.27		(2)
	Load = Continuous Time Comparator	V _{REF} = DCOUPL, pre-charge ON		±3.43		LSB ⁽³⁾
	,	V _{REF} = DCOUPL, pre-charge OFF		±2.88		
		V _{REF} = ADCREF		±2.37		
		V _{REF} = VDDS = 3.8V		±0.78		
		V _{REF} = VDDS = 3.0V		±0.77		
	Offset error ⁽⁴⁾	V _{REF} = VDDS = 1.8V		±3.46		(0)
	Load = Low Power Clocked Comparator	V _{REF} = DCOUPL, pre-charge ON		±3.44		LSB ⁽³⁾
	Comparator	V _{RFF} = DCOUPL, pre-charge OFF		±4.70		
		V _{REF} = ADCREF		±4.11		
		V _{REF} = VDDS = 3.8V		±1.53		
		V _{REF} = VDDS = 3.0V		±1.71		
	Max code output voltage	1141				
		V _{PEE} = VDDS = 1.8V		±2.10		
	Max code output voltage variation ⁽⁴⁾ Load = Continuous Time	V _{REF} = VDDS = 1.8V V _{DEF} = DCOLIPI pre-charge ON		±2.10 +6.00		LSB ⁽³⁾
	variation ⁽⁴⁾	V _{REF} = VDDS = 1.8V V _{REF} = DCOUPL, pre-charge ON V _{REF} = DCOUPL, pre-charge OFF		±2.10 ±6.00 ±3.85		LSB ⁽³⁾

English Data Sheet: SWRS270

7.15.2.1 Digital-to-Analog Converter (DAC) Characteristics (続き)

 $T_c = 25$ °C, $V_{DDS} = 3.0$ V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
		V _{REF} = VDDS = 3.8V	±2.92]
	Max code output voltage variation ⁽⁴⁾ Load = Low Power Clocked Comparator	V _{REF} =VDDS = 3.0V	±3.06	
		V _{REF} = VDDS = 1.8V	±3.91	LSB ⁽³⁾
		V _{REF} = DCOUPL, pre-charge ON	±7.84	
		V _{REF} = DCOUPL, pre-charge OFF	±4.06	
		V _{REF} = ADCREF	±6.94	
	Output voltage range ⁽⁴⁾ Load = Continuous Time Comparator	V _{REF} = VDDS = 3.8V, code 1	0.03	
		V _{REF} = VDDS = 3.8V, code 255	3.62	
		V _{REF} = VDDS = 3.0V, code 1	0.02	
		V _{REF} = VDDS = 3.0V, code 255	2.86	
		V _{REF} = VDDS = 1.8V, code 1	0.01	
		V _{REF} = VDDS = 1.8V, code 255	1.71	V
		V _{REF} = DCOUPL, pre-charge OFF, code 1	0.01	•
		V _{REF} = DCOUPL, pre-charge OFF, code 255	1.21	
		V _{REF} = DCOUPL, pre-charge ON, code 1	1.27	
		V _{REF} = DCOUPL, pre-charge ON, code 255	2.46	
		V _{REF} = ADCREF, code 1	0.01	
		V _{REF} = ADCREF, code 255	1.41	
		V _{REF} = VDDS = 3.8V, code 1	0.03	
		V _{REF} = VDDS = 3.8V, code 255	3.61	
		V _{REF} = VDDS = 3.0V, code 1	0.02	
	Output voltage range ⁽⁴⁾ Load = Low Power Clocked	V _{REF} = VDDS = 3.0V, code 255	2.85	
		V _{REF} = VDDS = 1.8V, code 1	0.01	
		V _{REF} = VDDS = 1.8V, code 255	1.71	V
	Comparator	V _{REF} = DCOUPL, pre-charge OFF, code 1	0.01	
		V _{REF} = DCOUPL, pre-charge OFF, code 255	1.21	
		V _{REF} = DCOUPL, pre-charge ON, code 1	1.27	
		V _{REF} = DCOUPL, pre-charge ON, code 255	2.46	
		V _{REF} = ADCREF, code 1	0.01	
		V _{REF} = ADCREF, code 255	1.41	
xtern	al Load (Keysight 34401A Mult	imeter)		
INL	Integral nonlinearity	V _{REF} = VDDS, F _{DAC} = 250kHz	±1	
		V _{REF} = DCOUPL, F _{DAC} = 250kHz	±1	LSB ⁽³⁾
		V _{REF} = ADCREF, F _{DAC} = 250kHz	±1	
NL	Differential nonlinearity	V _{REF} = VDDS, F _{DAC} = 250kHz	±1	LSB ⁽³⁾
	Offset error	V _{REF} = VDDS = 3.8V	±0.20	
		V _{REF} = VDDS = 3.0V	±0.25	
		V _{REF} = VDDS = 1.8V	±0.45	LSB ⁽³⁾
		V _{REF} = DCOUPL, pre-charge ON	±1.55	LSB(%)
		V _{REF} = DCOUPL, pre-charge OFF	±1.30	
		V _{REF} = ADCREF	±1.10	1
	Max code output voltage variation	V _{REF} = VDDS = 3.8V	±0.60	
		V _{REF} = VDDS = 3.0V	±0.55	1
		V _{REF} = VDDS = 1.8V	±0.60	1.00(2)
		V _{REF} = DCOUPL, pre-charge ON	±3.45	- LSB ⁽³⁾
		V _{REF} = DCOUPL, pre-charge OFF	±2.10	1
		V _{REF} = ADCREF	±1.90	1

35



7.15.2.1 Digital-to-Analog Converter (DAC) Characteristics (続き)

 T_c = 25°C, V_{DDS} = 3.0V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V _{REF} = VDDS = 3.8V, code 1		0.03		
	V _{REF} = VDDS = 3.8V, code 255		3.61		
	V _{REF} = VDDS = 3.0V, code 1		0.02		
	V _{REF} = VDDS = 3.0V, code 255		2.85		
	V _{REF} = VDDS = 1.8V, code 1		0.02		V
Output voltage range Load = Low Power Clocked	V _{REF} = VDDS = 1.8V, code 255		1.71		
Comparator	V _{REF} = DCOUPL, pre-charge OFF, code 1		0.02		V
	V _{REF} = DCOUPL, pre-charge OFF, code 255		1.20		
	V _{REF} = DCOUPL, pre-charge ON, code 1		1.27		
	V _{REF} = DCOUPL, pre-charge ON, code 255		2.46		
	V _{REF} = ADCREF, code 1		0.02		
	V _{REF} = ADCREF, code 255		1.42		

- (1) Keysight 34401A Multimeter.
- A load > 20pF increincreasesettling time. 1 LSB (V_{REF} 3.8V/3.0V/1.8V/DCOUPL/ADCREF) = 14.10mV/11.13mV/6.68mV/4.67mV/5.48mV. (3)
- Includes comparator offset.

English Data Sheet: SWRS270

7.15.3 Temperature and Battery Monitor

7.15.3.1 Temperature Sensor

Measured on a Texas Instruments reference design with $T_c = 25$ °C, $V_{DDS} = 3.0$ V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			2		°C
Accuracy	-40°C to 0°C		±5.0		°C
Accuracy	0°C to 105 °C		±3.5		°C
Supply voltage coefficient ⁽¹⁾			3.6		°C/V

⁽¹⁾ The temperature sensor is automatically compensated for VDDS variation when using the TI-provided driver.

7.15.3.2 Battery Monitor

Measured on a Texas Instruments reference design with T_c = 25°C, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			25		mV
Range		1.8		3.8	V
Integral nonlinearity (max)			23		mV
Accuracy	VDDS = 3.0V		22.5		mV
Offset error			-32		mV
Gain error			-1		%



7.15.4 Comparators

7.15.4.1 Low-Power Clocked Comparator

 $T_c = 25$ °C, $V_{DDS} = 3.0$ V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Input voltage range		0	V _{DDS}	V
Clock frequency		SCL	K_LF	
Internal reference voltage ⁽¹⁾	Using internal DAC with VDDS as reference voltage, DAC code = 0 - 255	0.024 - 2	2.865	V
Offset	Measured at V _{DDS} / 2, includes error from internal DAC		±5	mV
Decision time	Step from -50 mV to 50 mV		1	Clock Cycle

⁽¹⁾ The comparator can use an internal 8 bits DAC as its reference. The DAC output voltage range depends on the reference voltage selected. See DAC Characteristics.

7.15.4.2 Continuous Time Comparator

 $T_c = 25$ °C, $V_{DDS} = 3.0$ V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range ⁽¹⁾		0		V_{DDS}	V
Offset	Measured at V _{DDS} / 2		±5		mV
Decision time	Step from –10mV to 10mV		0.78		μs
Current consumption	Internal reference		8.6		μA

⁽¹⁾ The input voltages can be generated externally and connected throughout I/Os or an internal reference voltage can be generated using the DAC.

7.15.5 Current Source

7.15.5.1 Programmable Current Source

 $T_c = 25$ °C, $V_{DDS} = 3.0$ V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current source programmable output range (logarithmic range)			0.25 - 20		μΑ
Resolution			0.25		μA

*資料に関するフィードバック (ご意見やお問い合わせ) を送信*Product Folder Links: CC1314R10



7.15.6 GPIO

7.15.6.1 GPIO DC Characteristics


PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
T _A = 25°C, V _{DDS} = 1.8V			
GPIO VOH at 8mA load	IOCURR = 2, high-drive GPIOs only	1.56	V
GPIO VOL at 8mA load	IOCURR = 2, high-drive GPIOs only	0.24	V
GPIO VOH at 4mA load	IOCURR = 1	1.59	V
GPIO VOL at 4mA load	IOCURR = 1	0.21	V
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V	73	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	19	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	1.08	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	0.73	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points	0.35	V
T _A = 25°C, V _{DDS} = 3.0V			
GPIO VOH at 8mA load	IOCURR = 2, high-drive GPIOs only	2.59	V
GPIO VOL at 8mA load	IOCURR = 2, high-drive GPIOs only	0.42	V
GPIO VOH at 4mA load	IOCURR = 1	2.63	V
GPIO VOL at 4mA load	IOCURR = 1	0.40	V
T _A = 25°C, V _{DDS} = 3.8V			
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V	282	μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	110	μA
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$	1.97	V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	1.55	V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points	0.42	V
T _A = 25°C	- 1		'
VIH	Lowest GPIO input voltage reliably interpreted as a High	0.8*V _{DDS}	V
VIL	Highest GPIO input voltage reliably interpreted as a Low	0.2*V _{DD}	, V

39




7.16 Typical Characteristics

7.16.1 MCU Current





7.16.2 RX Current





7.16.3 TX Current







 $\frac{1}{2}$ 7-1 for RGZ (7 × 7) package and $\frac{1}{2}$ 7-2 for RSK (8 × 8) package show typical TX current and output power for different output power settings.

表 7-1. Typical TX Current and Output Power


		OS = 3.6V (Measured on CC1314R1)	
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]
0x13F	14	14.3	26.7
0xA21F	12.5	12.4	20.0
0xA26F	12	11.9	19.5
0x5C54	11	10.9	17.5
0x8EA8	10	10.0	13.7
0x629C	9	8.8	15.1
0x4E95	8	7.9	14.1
0x78F0	7	6.8	14.0
0x328D	6	5.9	12.6
0x54DF	5	4.8	12.2
0x154AE	4	3.9	12.5
0x2466D	3	2.8	12.4
0x24066	2	1.9	11.7
0x23860	1	0.8	11.1
0x12EF9	0	-0.2	11.4
0x132EF	-1	-1.2	10.7
0x12AE8	-2	-2.1	10.2
0x124E2	-3	-3.1	9.7
0x124DD	-4	-4.1	9.4
0x11CD9	-5	-5.1	9.0
0x200FF	-6	-6.2	10.7
0x200F5	-7	-7.2	10.1
0x200ED	-8	-8.2	9.6
0x200E7	-9	-9.2	9.2
0x200E2	-10	-10.2	8.9
0x300A6	-11	-11.2	9.2
0x300FF	-12	-12.3	10.4
0x300F7	-13	-13.2	9.9
0x308F0	-14	-14.2	9.5
0x300EA	-15	-15.1	9.1
0x300E5	-16	-16.1	8.8
0x200CE	-17	-17.2	7.6
0x300DD	-18	-18.0	8.4
0x300D9	-19	-19.3	8.1
0x300D7	-20	-20.1	8.0



表 7-2. Typical TX Current and Output Power

	CC1314R10 RSK at 868MHz, VDDS = 3.6V (Measured on LP-EM-CC1314R10)								
txPower	TX Power Setting (SmartRF Studio)	Typical Output Power [dBm]	Typical Current Consumption [mA]						
0x13F	14	13.9	25.8						
0xB43F	12.5	12.6	19.1						
0x8E19	12	12.0	17.2						
0x6A57	11	10.7	15.4						
0x8EAF	10	10.1	14.7						
0x1806F	9	8.9	13.9						
0x16A63	8	8.0	12.6						
0x14E5B	7	7.0	11.6						
0x70EB	6	6.0	11.0						
0x5CE3	5	5.0	10.1						
0x162B1	4	3.9	10.3						
0x14EA8	3	3.0	9.5						
0x140A1	2	2.0	8.8						
0x23260	1	0.9	8.7						
0x126FD	0	-0.2	9.2						
0x138F2	-1	-1.2	8.4						
0x132EA	-2	-2.1	7.9						
0x21CAF	-3	-3.1	8.1						
0x21CA8	-4	-4.0	7.6						
0x11CDA	-5	-5.0	6.6						
0x204FF	-6	-6.4	8.3						
0x20EF7	-7	-7.2	7.8						
0x300BA	-8	-8.1	8.0						
0x308B2	-9	-9.1	7.5						
0x208E3	-10	-10.1	6.5						
0x300A6	-11	-11.0	6.7						
0x300FF	-12	-12.3	8.0						
0x300F8	-13	-13.1	7.6						
0x308F0	-14	-14.2	7.1						
0x308EA	-15	-15.1	6.7						
0x300E5	-16	-16.0	6.4						
0x300E0	-17	-17.1	6.1						
0x300DC	-18	-18.1	5.8						
0x300D9	-19	-19.1	5.6						
0x300D6	-20	-20.2	5.4						


7.16.4 RX Performance




45



7.16.5 TX Performance



7.16.6 ADC Performance





8 Detailed Description

8.1 Overview

CC1314R10 ブロック図 shows the core modules of the CC1314R10 device.

Throughout this section, see the Technical Reference Manual listed in Section 11.2 for more details.

8.2 System CPU

The CC1314R10 SimpleLink[™] Wireless MCU contains an Arm[®] Cortex[®]-M33 system CPU with TrustZone[®], which runs the application and the higher layers of radio protocol stacks.

The system CPU is the foundation of a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, and low power consumption while delivering outstanding computational performance and exceptional system response to interrupts.

Its features include the following:

- ARMv8-M architecture with TrustZone[®] security extension optimized for small-footprint embedded applications
- Arm Thumb®-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit Arm
 core in a compact memory size
- · 8 regions of non-secure memory-protected regions
- 8 regions of secure memory-protected regions
- 4 regions of Security Attribute Unit (SAU)
- · Single-cycle multiply instruction and hardware divide
- · Digital signal processing (DSP) extension
- IEEE 754-compliant single-precision Floating Point Unit (FPU)
- · Fast code execution permits increased sleep mode time
- Deterministic, high-performance interrupt handling for time-critical applications
- Full debug with data matching for watchpoint generation
 - Data Watchpoint and Trace Unit (DWT)
 - JTAG Debug Access Port (DAP)
 - Flash Patch and Breakpoint Unit (FPB)
- Trace support reduces the number of pins required for debugging and tracing
 - Instrumentation Trace Macrocell Unit (ITM)
 - Trace Port Interface Unit (TPIU) with asynchronous serial wire output (SWO)
- Optimized for single-cycle flash memory access
- Tightly connected to 8kB 4-way random replacement cache for minimal active power consumption and wait states

Product Folder Links: CC1314R10

- Ultra-low-power consumption with integrated sleep modes
- · 48MHz operation

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2024 Texas Instruments Incorporated



8.3 Radio (RF Core)

The RF Core is a highly flexible and future-proof radio module that contains an Arm Cortex-M0 processor that interfaces the analog RF and base-band circuitry, handles data to and from the system CPU side, and assembles the information bits in a given packet structure. The RF core offers a high-level, command-based API to the main CPU that configurations and data are passed through. The Arm Cortex-M0 processor is not programmable by customers and is interfaced through the TI-provided RF driver that is included with the SimpleLink Software Development Kit (SDK).

The RF core can autonomously handle the time-critical aspects of the radio protocols, thus offloading the main CPU, which reduces power and leaves more resources for the user application. Several signals are also available to control external circuitry such as RF switches or range extenders autonomously.

The various physical layer radio formats are partly built as a software-defined radio where the radio behavior is either defined by radio ROM contents or by non-ROM radio formats delivered in the form of firmware patches with the SimpleLink SDKs. This allows the radio platform to be updated for support of future versions of standards even with over-the-air (OTA) updates while still using the same silicon.

注

Not all combinations of features, frequencies, data rates, and modulation formats described in this chapter are supported. Over time, TI can enable new physical radio formats (PHYs) for the device and provides performance numbers for selected PHYs in the data sheet. Supported radio formats for a specific device, including optimized settings to use with the TI RF driver, are included in the SmartRF Studio tool with performance numbers of selected formats found in セクション 7.



8.3.1 Proprietary Radio Formats

The CC1314R10 radio can support a wide range of physical radio formats through a set of hardware peripherals combined with firmware available in the device ROM, covering various customer needs for optimizing parameters such as speed or sensitivity. This allows great flexibility in tuning the radio both to work with legacy protocols as well as customizing the behavior for specific application needs.

表 8-1 gives a simplified overview of features of the various radio formats available in ROM. Other radio formats may be available in the form of radio firmware patches or programs through the software development kit (SDK) and may combine features in a different manner, as well as add other features.

表 8-1. Feature Support

Feature	Main 2-(G)FSK Mode	High Data Rates	Low Data Rates	SimpleLink™ Long Range
Programmable preamble, sync word and CRC	Yes	Yes	Yes	No
Programmable receive bandwidth	Yes	Yes	Yes (down to 4 kHz)	Yes
Data / Symbol rate ⁽³⁾	20 to 1000kbps	≤ 2 Msps	≤ 100 ksps	≤ 20 ksps
Modulation format	2-(G)FSK	2-(G)FSK 4-(G)FSK	2-(G)FSK 4-(G)FSK	2-(G)FSK
Dual Sync Word	Yes	Yes	No	No
Carrier Sense (1) (2)	Yes	No	No	No
Preamble Detection ⁽²⁾	Yes	Yes	Yes	No
Data Whitening	Yes	Yes	Yes	Yes
Digital RSSI	Yes	Yes	Yes	Yes
CRC filtering	Yes	Yes	Yes	Yes
Direct-sequence spread spectrum (DSSS)	No	No	No	1:2 1:4 1:8
Forward error correction (FEC)	No	No	No	Yes
Link Quality Indicator (LQI)	Yes	Yes	Yes	Yes

⁽¹⁾ Carrier Sense can be used to implement HW-controlled listen-before-talk (LBT) and Clear Channel Assessment (CCA) for compliance with such requirements in regulatory standards. This is available through the CMD_PROP_CS radio API.

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2024 Texas Instruments Incorporated

⁽²⁾ Carrier Sense and Preamble Detection can be used to implement sniff modes where the radio is duty-cycled to save power.

⁽³⁾ Data rates are only indicative. Data rates outside this range may also be supported. For some specific combinations of settings, a smaller range might be supported.

8.4 Memory

1024kB nonvolatile (Flash) memory provides storage for code and data in two banks. The flash memory is insystem programmable and erasable. The last flash memory sector must contain a Customer Configuration section (CCFG) that is used by boot ROM and TI-provided drivers to configure the device. This configuration is done through the ccfg.c source file that is included in all TI-provided examples.

The ultra-low leakage system static RAM (SRAM) is split into up to eight 32kB blocks and can be used for both storage of data and execution of code. Retention of SRAM contents in Standby power mode is enabled by default and included in Standby mode power consumption numbers. Parity checking for detection of bit errors in memory is built-in, which reduces chip-level soft errors and thereby increases reliability. Parity can be disabled for an additional 32kB that can be allocated for general-purpose SRAM. System SRAM is always initialized to zeroes upon code execution from boot.

To improve code execution speed and lower power when executing code from nonvolatile memory, a 4-way nonassociative 8kB cache is enabled by default to cache and prefetch instructions read by the system CPU. The cache can be used as a general-purpose RAM by enabling this feature in the Customer Configuration Area (CCFG).

There is a 4kB ultra-low leakage SRAM available for use with the Sensor Controller Engine which is typically used for storing Sensor Controller programs, data, and configuration parameters. This RAM is also accessible by the system CPU. The Sensor Controller RAM is not cleared to zeroes between system resets.

The ROM includes a TI-RTOS kernel and low-level drivers, as well as significant parts of selected radio stacks, which free up flash memory for the application. The ROM also contains a serial (SPI and UART) bootloader that can be used for the initial programming of the device.

8.5 Sensor Controller

The Sensor Controller contains circuitry that can be selectively enabled in both Standby and Active power modes. The peripherals in this domain can be controlled by the Sensor Controller Engine, which is a proprietary power-optimized CPU. This CPU can read and monitor sensors or perform other tasks autonomously; thereby significantly reducing power consumption and offloading the system CPU.

The Sensor Controller Engine is user-programmable with a simple programming language that has syntax similar to C. This programmability allows for sensor polling and other tasks to be specified as sequential algorithms rather than the static configuration of complex peripheral modules, timers, DMA, register programmable state machines, or event routing.

The main advantages are:

- Flexibility—Data can be read and processed in unlimited manners while still ensuring ultra-low power.
- 2MHz low-power mode enables the lowest possible handling of digital sensors
- Dynamic reuse of hardware resources
- 40-bit accumulator supporting multiplication, addition, and shift
- · Observability and debugging options

Sensor Controller Studio is used to write, test, and debug code for the Sensor Controller. The tool produces C driver source code, which the System CPU application uses to control and exchange data with the Sensor Controller. Typical use cases may be (but are not limited to) the following:

Product Folder Links: CC1314R10

- Read analog sensors using integrated ADC or comparators
- Interface digital sensors using GPIOs, SPI, UART, or I²C (UART and I²C are bit-banged)
- · Capacitive sensing
- Waveform generation
- Very low-power pulse counting (flow metering)
- Key scan

The peripherals in the Sensor Controller include the following:

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

51



- The low-power clocked comparator can be used to wake the system CPU from any state in which the comparator is active. A configurable internal reference DAC can be used in conjunction with the comparator. The output of the comparator can also be used to trigger an interrupt or the ADC.
- Capacitive sensing functionality is implemented through the use of a constant current source, a time-to-digital
 converter, and a comparator. The continuous time comparator in this block can also be used as a higheraccuracy alternative to the low-power clocked comparator. The Sensor Controller takes care of baseline
 tracking, hysteresis, filtering, and other related functions when these modules are used for capacitive
 sensing.
- The ADC is a 12-bit 200ksps ADC with eight inputs and a built-in voltage reference. The ADC can be triggered by many different sources including timers, I/O pins, software, and comparators.
- The analog modules can connect to up to eight different GPIOs.
- · Dedicated SPI master with up to 6MHz clock speed.

The peripherals in the Sensor Controller can also be controlled from the main application processor.

8.6 Cryptography

The CC1314R10 device comes with a wide set of modern cryptography-related hardware accelerators, drastically reducing code footprint and execution time for cryptographic operations. It also has the benefit of being lower power and improves availability and responsiveness of the system because the cryptography operations runs in a background hardware thread.

Together with a large selection of open-source cryptography libraries provided with the software development kit (SDK), this allows for secure and future proof IoT applications to be easily built on top of the platform. The hardware accelerator modules are:

- True Random Number Generator (TRNG) module provides a true, nondeterministic noise source for the purpose of generating keys, initialization vectors (IVs), and other random number requirements. The TRNG is built on 24 ring oscillators that create unpredictable output to feed a complex nonlinear-combinatorial circuit.
- Secure Hash Algorithm 2 (SHA-2) with support for SHA224, SHA256, SHA384, and SHA512.
- Advanced Encryption Standard (AES) with 128-bit, 192-bit, and 256-bit key lengths.
- **Public Key Accelerator**—Hardware accelerator supporting mathematical operations needed for elliptic curves up to 512 bits.

Through use of these modules and the TI provided cryptography drivers, the following capabilities are available for an application or stack:

Key Agreement Schemes

- Elliptic Curve Diffie—Hellman with static or ephemeral keys (ECDH and ECDHE)
- Elliptic curve Password Authenticated Key Exchange by Juggling (ECJ-PAKE)

Signature Processing

- Elliptic curve Diffie-Hellman Digital Signature Algorithm (ECDSA)
- Edwards-curve Digital Signature Algorithm (EdDSA)

Curve Support

- Short Weierstrass form, such as:
 - NIST-P224 (secp224r1), NIST-P256 (secp256r1), NIST-P384 (secp384r1), NIST-P521 (secp521r1)

Product Folder Links: CC1314R10

- Brainpool-256R1, Brainpool-384R1, Brainpool-512R1
- Montgomery form, such as:
 - Curve25519
- Twisted Edwards form, such as:
 - Ed25519

Message Authentication Codes

- AEC CBC-MAC
- AES CMAC
- HMAC with SHA224, SHA256, SHA384, and SHA512
- Block cipher mode of operation

Copyright © 2024 Texas Instruments Incorporated

- AES CCM and AES CCM-Star
- AES GCM
- AES ECB
- AES CBC
- AES CTR

Hash Algorithm

- SHA224
- SHA256
- SHA384
- SHA512

· True random number generation

Other capabilities, such as RSA encryption and signatures (using keys as large as 2048 bits) as well as other ECC curves such as Curve1174, can be implemented using the provided public key accelerator but are not part of the TI SimpleLink SDK for the CC1314R10 device.

8.7 Timers

A large selection of timers are available as part of the CC1314R10 device. These timers are:

Real-Time Clock (RTC)

A 70-bit 3-channel timer running on the 32kHz low-frequency system clock (SCLK_LF). This timer is available in all power modes except Shutdown. The timer can be calibrated to compensate for frequency drift when using the LF RCOSC as the low-frequency system clock. If an external LF clock with a frequency different from 32.768kHz is used, the RTC tick speed can be adjusted to compensate for this. When using TI-RTOS, the RTC is used as the base timer in the operating system and should thus only be accessed through the kernel APIs such as the Clock module. The real-time clock can also be read by the Sensor Controller Engine to timestamp sensor data and also has dedicated capture channels. By default, the RTC halts when a debugger halts the device.

General Purpose Timers (GPTIMER)

The four flexible GPTIMERs can be used as either 4×32 -bit timers or 8×16 -bit timers, all running on up to 48MHz. Each of the 16- or 32-bit timers supports a wide range of features such as one-shot or periodic counting, pulse width modulation (PWM), time counting between edges, and edge counting. The inputs and outputs of the timer are connected to the device event fabric, which allows the timers to interact with signals such as GPIO inputs, other timers, DMA, and ADC. The GPTIMERs are available in Active and Idle power modes.

Sensor Controller Timers

The Sensor Controller contains three timers:

The Sensor Controller contains three timers: AUX Timers 0 and 1 are 16-bit timers with a 2^N prescaler. Timers can either increment on a clock or each edge of a selected tick source. Both one-shot and periodical timer modes are available.

AUX Timer 2 is a 16-bit timer that can operate at 24MHz, 2MHz, or 32kHz independent of the Sensor Controller functionality. There are four capture or compare channels, which can be operated in one-shot or periodical modes. The timer can be used to generate events for the Sensor Controller Engine or the ADC, as well as for PWM output or waveform generation.

Radio Timer

A multichannel 32-bit timer running at 4MHz is available as part of the device radio. The radio timer is typically used as the timing base in wireless network communication using the 32-bit timing word as the network time. The radio timer is synchronized with the RTC by using a dedicated radio API when the device radio is turned on or off. This ensures that for a network stack, the radio timer seems to always be running when the radio is enabled. The radio timer is in most cases used indirectly through the trigger time fields in

Product Folder Links: CC1314R10

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

53



the radio APIs and should only be used when running the accurate 48MHz high-frequency crystal is the source of SCLK HF.

Watchdog Timer

The watchdog timer is used to regain control if the system operates incorrectly due to software errors. It is typically used to generate an interrupt and reset the device for the case where periodic monitoring of the system components and tasks fails to verify proper functionality. The watchdog timer runs on a 1.5MHz clock rate and cannot be stopped once enabled. The watchdog timer continues to run in Standby power mode but pauses when a debugger halts the device.

Always On Watchdog Timer (AON_WDT)

The Always On Watchdog Timer is used during standby to regain control when the system has failed due to a software error or failure of an external device to respond in the expected way. It generates a reset when its configured time-out counter reaches zero and cannot be stopped once started, unless by asserting a device reset. The Always-on watchdog timer runs in Standby power mode and may pause when a debugger halts the device.

Product Folder Links: CC1314R10

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

8.8 Serial Peripherals and I/O

The SPI interface provides a standardized synchronous serial interface to communicate with devices compatible with SPI (3 and 4 wire), MICROWIRE and TI Synchronous Serial Format. The SPIs support master/slave operation up to 12MHz, programmable clock bit rate with prescaler, as well as configurable phase and polarity.

The UART interface implements universal asynchronous receiver and transmitter functions. The UART supports flexible baud-rate generation up to a maximum of 3Mbps with FIFO, multiple data sizes, stop, and parity bits as well as hardware handshake.

The I²S interface provides a standardized interface to exchange digital audio with devices compatible with this standard, including ADCs, DACs, and CODECs. The I²S can also receive pulse-density modulation (PDM) data from devices such as digital microphones and perform conversion to PCM data.

The I²C interface enables low-speed serial communications with devices compatible with the I²C standard. The I²C interface can handle both standard (100kHz) and fast (400kHz) speeds, as well as four modes of operation: master transmit/receive and slave transmit/receive.

The I/O controller (IOC) controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function, and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs have high-drive capabilities, which are marked in **bold** in セクション 6. All digital peripherals can be connected to any digital pin on the device.

8.9 Battery and Temperature Monitor

A combined temperature and battery voltage monitor is available in the CC1314R10 device. The battery and temperature monitor allows an application to continuously monitor on-chip temperature and supply voltage and respond to changes in environmental conditions as needed. The module contains window comparators to interrupt the system CPU when temperature or supply voltage goes outside defined windows. These events can also be used to wake up the device from Standby mode through the always-on (AON) event fabric.

8.10 µDMA

The device includes a direct memory access (μ DMA) controller. The μ DMA controller provides a way to offload data-transfer tasks from the system CPU, thus allowing for more efficient use of the processor and the available bus bandwidth. The μ DMA controller can perform a transfer between memory and peripherals. The μ DMA controller has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory when the peripheral is ready to transfer more data.

Some features of the µDMA controller include the following (this is not an exhaustive list):

- Highly flexible and configurable channel operation of up to 32 channels
- Transfer modes: memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral
- Data sizes of 8 bits, 16 bits, and 32 bits
- · Ping-pong mode for continuous streaming of data

8.11 Debug

The debug subsystem implements two IEEE standards for debug and test purposes:

IEEE 1149.7 Class 4: Reduced-pin and Enhanced-functionality Test Access Port and Boundary-scan Architecture. This is known by the acronym cJTAG (compact JTAG) and this device uses only two pins to communicate with the target: TMS (JTAG_TMSC) and TCK (JTAG_TCKC). This is the default mode of operation.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ) を送信

55



IEEE standard 1149.1: Test Access Port and Boundary Scan Architecture Test Access Port (TAP). This standard is known by the acronym JTAG and this device uses four pins to communicate with the target: TMS (JTAG_TMSC), TCK (JTAG_TCKC), TDI (JTAG_TDI), and TDO (JTAG_TDO).

The debug subsystem also implements a user-configurable firewall to control unauthorized access to debug/test ports.

Also featured is **EnergyTrace/EnergyTrace++**. This technology implements an improved method for measuring MCU current consumption, which features a very high dynamic range (from sub-µA to hundreds of mA), high sample rate (up to 256 kSamples/s), and the ability to track the CPU and peripheral power states.

Two modes of operation can be configured. **EnergyTrace** measures the overall MCU current consumption and allows maximum accuracy and speed to track ultra-low-power states as well as the fast power transitions during radio transmission and reception. **EnergyTrace++** tracks the various power states of both the CPU and its Peripherals as well as the system clocks, allowing close monitoring of the overall device activity.

8.12 Power Management

To minimize power consumption, the CC1314R10 supports a number of power modes and power management features (see 表 8-2).

MODE	SOFTV	RESET PIN			
WODE	ACTIVE	IDLE	STANDBY	SHUTDOWN	HELD
CPU	Active	Off	Off	Off	Off
Flash	On	Available	Off	Off	Off
SRAM	On	On	Retention	Off	Off
Supply System	On	On	Duty Cycled	Off	Off
Register and CPU retention	Full	Full	Partial	No	No
SRAM retention	Full	Full	Full	No	No
48MHz high-speed clock (SCLK_HF)	XOSC_HF or RCOSC_HF	XOSC_HF or RCOSC_HF	Off	Off	Off
2MHz medium-speed clock (SCLK_MF)	RCOSC_MF	RCOSC_MF	Available	Off	Off
32kHz low-speed clock (SCLK_LF)	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	Off	Off
Peripherals	Available	Available	Off	Off	Off
Sensor Controller	Available	Available	Available	Off	Off
Wake-up on RTC	Available	Available	Available	Off	Off
Wake-up on pin edge	Available	Available	Available	Available	Off
Wake-up on reset pin	On	On	On	On	On
Brownout detector (BOD)	On	On	Duty Cycled	Off	Off
Power-on reset (POR)	On	On	On	Off	Off
Watchdog timer (WDT)	Available	Available	Paused	Off	Off
Always-on Watchdog timer (AON_WDT)	Available	Available	Available	Off	Off

表 8-2. Power Modes

In **Active** mode, the application system CPU is actively executing code. Active mode provides normal operation of the processor and all of the peripherals that are currently enabled. The system clock can be any available clock source (see 表 8-2).

In **Idle** mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event brings the processor back into active mode.

のせ) を送信 Copyright © 2024 Texas Instruments Incorporated Product Folder Links: CC1314R10

In **Standby** mode, only the always-on (AON) domain is active. An external wake-up event, RTC event, or Sensor Controller event is required to bring the device back to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In **Shutdown** mode, the device is entirely turned off (including the AON domain and Sensor Controller), and the I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a *wake from shutdown pin* wakes up the device and functions as a reset trigger. The CPU can differentiate between reset in this way and reset-by-reset pin or power-on reset by reading the reset status register. The only state retained in this mode is the latched I/O state and the flash memory contents.

The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor Controller independently of the system CPU. This means that the system CPU does not have to wake up, for example, to perform an ADC sampling or poll a digital sensor over SPI, thus saving both current and wake-up time that would otherwise be wasted. The Sensor Controller Studio tool enables the user to program the Sensor Controller, control its peripherals, and wake up the system CPU as needed. All Sensor Controller peripherals can also be controlled by the system CPU.

注

The power, RF, and clock management for the CC1314R10 device require specific configuration and handling by software for optimized performance. This configuration and handling is implemented in the TI-provided drivers that are part of the CC1314R10 software development kit (SDK). Therefore, TI highly recommends using this software framework for all application development on the device. The complete SDK with TI-RTOS (optional), device drivers, and examples is offered free of charge in the source code.

8.13 Clock Systems

The CC1314R10 device has several internal system clocks.

The 48MHz SCLK_HF is used as the main system (MCU and peripherals) clock. This can be driven by the internal 48MHz RC Oscillator (RCOSC_HF) or an external 48MHz crystal (XOSC_HF). Radio operation requires an external 48MHz crystal.

SCLK_MF is an internal 2MHz clock that is used by the Sensor Controller in low-power mode and also for internal power management circuitry. The SCLK_MF clock is always driven by the internal 2MHz RC oscillator (RCOSC_MF).

SCLK_LF is the 32.768kHz internal low-frequency system clock. It can be used by the Sensor Controller for ultra-low-power operation and is also used for the RTC and to synchronize the radio timer before or after Standby power mode. SCLK_LF can be driven by the internal 32.8kHz RC Oscillator (RCOSC_LF), a 32.768kHz watch-type crystal, or a clock input on any digital IO.

When using a crystal or the internal RC oscillator, the device can output the 32kHz SCLK_LF signal to other devices, thereby reducing the overall system cost.

8.14 Network Processor

Depending on the product configuration, the CC1314R10 device can function as a wireless network processor (WNP), a device running the wireless protocol stack with the application running on a separate host MCU, or as a system-on-chip (SoC) with the application and protocol stack running on the system CPU inside the device.

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.

Copyright © 2024 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

57



9 Application, Implementation, and Layout

注

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

For general design guidelines and hardware configuration guidelines, refer to CC13xx/CC26xx Hardware Configuration and PCB Design Considerations Application Report.

9.1 Reference Designs

The following reference designs should be followed closely when implementing designs using the CC1314R10 device.

Special attention must be paid to RF component placement, decoupling capacitors, and DC/DC regulator components, as well as ground connections for all of these.

Product Folder Links: CC1314R10

CC1312-R7EM-XD7793 Design Files The CC1312-R7EM-XD7793 reference design provides schematic, layout, and production files for the characterization board used for deriving the performance number found in this document.

LP-EM-CC1314R10 Design Files

The CC1314R10 LaunchPad Design Files contain detailed schematics and layouts to build application-specific boards using the CC1314R10 device.

Sub-1 GHz and 2.4 GHz Antenna Kit for LaunchPad™ Development Kit and SensorTag The antenna kit allows real-life testing to identify the optimal antenna for your application. The antenna kit includes 16 antennas for frequencies from 169MHz to 2.4GHz, including:

- PCB antennas
- · Helical antennas
- Chip antennas
- Dual-band antennas for 868MHz and 915MHz combined with 2.4GHz

The antenna kit includes a JSC cable to connect to the Wireless MCU LaunchPad Development Kits and SensorTags.

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2024 Texas Instruments Incorporated

9.2 Junction Temperature Calculation

This section shows the different techniques for calculating the junction temperature under various operating conditions. For more details, see Semiconductor and IC Package Thermal Metrics.

There are three recommended ways to derive the junction temperature from other measured temperatures:

1. From package temperature:

$$T_I = \psi_{\rm IT} \times P + T_{\rm case} \tag{1}$$

2. From board temperature:

$$T_{J} = \psi_{JB} \times P + T_{board} \tag{2}$$

3. From ambient temperature:

$$T_I = R_{\Theta IA} \times P + T_A \tag{3}$$

P is the power dissipated from the device and can be calculated by multiplying current consumption with supply voltage. Thermal resistance coefficients are found in セクション 7.8.

For various application use cases, current consumption for other modules may have to be added to calculate the appropriate power dissipation. For example, the MCU may be running simultaneously as the radio, peripheral modules may be enabled, and so on. Typically, the easiest way to find the peak current consumption, and thus the peak power dissipation in the device, is to measure as described in Measuring CC13xx and CC26xx current consumption.



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed as follows.

10.1 Tools and Software

The CC1314R10 device is supported by a variety of software and hardware development tools.

Development Kit

CC1314R10 LaunchPad™ Development Kit

The CC1314R10 LaunchPad ™ Development Kit enables the development of high-performance Sub-1GHz wireless applications that benefit from low-power operation. The kit features the CC1314R10 Sub-1GHz SimpleLink™ Wireless MCU. The kit works with the LaunchPad ecosystem, easily enabling additional functionality like sensors, displays, and more.

LP-XDS110 LaunchPad™ Debug Probe

The LP-XDS110 LaunchPad ™ Debug Probe enables the development of high-performance wireless applications in the entire family of LP-EM LaunchPad ™ development boards. Featuring a seamless connection with the new 20-pin LP-EM Debug connector, it supports not only multiple standards such as JTAG/cJTAG/SWD but also a UART backchannel for maximum debugging flexibility. It also features an Arm® 10-pin Debug connector to perform debugging on any custom board.

LP-XDS110ET LaunchPad™ Debug Probe

The LP-XDS110ET LaunchPad ™ Debug Probe enables the development of high-performance wireless applications in the entire family of LP-EM LaunchPad ™ development boards. Featuring a seamless connection with the new 20-pin LP-EM Debug connector, it supports not only multiple standards such as JTAG/cJTAG/SWD but also a UART backchannel for maximum debugging flexibility. In addition, it also features an Arm® 10-pin Debug connector to perform debugging on any custom board. This Debug Probe also features the XDS110 EnergyTrace™ technology, which is a new method for measuring the current consumption that captures the complete operational profile of the wireless MCU.

TMDSEMU110-U Debug Probe

The TMDSEMU110-U Debug Probe enables the development of high-performance wireless applications in the entire family of SimpleLink™ LaunchPad™ development boards. Featuring a convenient enclosure, which grants the proper mechanical robustness for field and production environments, it supports not only multiple standards such as JTAG/cJTAG/SWD but also a UART backchannel and four GPIOs for maximum debugging flexibility. In addition, the expansion connector allows using the TMDSEMU110-ETH add-on (sold separately), which adds the full-featured XDS110 EnergyTrace™ technology with variable supply voltage from 1.8V to 3.6V and up to 800mA of supply current. The XDS110 EnergyTrace™ technology is a new method for measuring the current consumption that captures the complete operational profile of the wireless MCU.

Software

SimpleLink™ LOWPOWER F2 SDK

The SimpleLink™ LOWPOWER F2 Software Development Kit (SDK) provides a complete package for the development of wireless applications on the CC13XX / CC26XX family of devices. The SDK includes a comprehensive software package for the CC1314R10 device, including the following protocol stacks:

- Bluetooth Low Energy 4 and 5.3
- Thread (based on OpenThread)
- TI Z-Stack (Zigbee 3.0)

Copyright © 2024 Texas Instruments Incorporated



- TI 15.4-Stack—an IEEE 802.15.4-based star networking solution for Sub-1GHz and 2.4GHz
- EasyLink a large set of building blocks for building proprietary RF software stacks
- Multiprotocol support—concurrent operation between stacks using the Dynamic Multiprotocol Manager (DMM)
- · TI Wi-SUN FAN Stack
- Matter

The SimpleLink™ LOWPOWER F2 SDK is part of TI's SimpleLink™ MCU platform, offering a single development environment that delivers flexible hardware, software, and tool options for customers developing wired and wireless applications. For more information about the SimpleLink™ MCU Platform, visit ti.com/simplelink.

Development Tools

Code Composer Studio™ Integrated Development Environment (IDE)

Code Composer Studio is an integrated development environment (IDE) that supports TI's Microcontroller and Embedded Processors portfolio. Code Composer Studio comprises a suite of tools used to develop and debug embedded applications. It includes an optimizing C/C++ compiler, source code editor, project build environment, debugger, profiler, and many other features. The intuitive IDE provides a single user interface taking you through each step of the application development flow. Familiar tools and interfaces allow users to get started faster than ever before. Code Composer Studio combines the advantages of the Eclipse® software framework with advanced embedded debug capabilities from TI resulting in a compelling feature-rich development environment for embedded developers.

CCS has support for all SimpleLink™ Wireless MCUs and includes support for EnergyTrace [™] software (application energy usage profiling). A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink™ SDK.

Code Composer Studio is provided free of charge when used in conjunction with the XDS debuggers included on a LaunchPad Development Kit.

Code Composer Studio™ Cloud IDE

Code Composer Studio (CCS) Cloud is a web-based IDE that allows you to create, edit, and build CCS and Energia[™] projects. After you have successfully built your project, you can download and run on your connected LaunchPad. Basic debugging, including features like setting breakpoints and viewing variable values, is now supported with CCS Cloud.

IAR Embedded Workbench® for Arm®

IAR Embedded Workbench® is a set of development tools for building and debugging embedded system applications using Assembler, C, and C++. It provides a completely integrated development environment that includes a project manager, editor, and build tools. IAR has support for all SimpleLink™ Wireless MCUs. It offers broad debugger support, including XDS110, IAR I-jet™, and Segger J-Link™. A real-time object viewer plugin is available for TI-RTOS, part of the SimpleLink™ SDK. IAR is also supported out-of-the-box on most software examples provided as part of the SimpleLink™ SDK.

A 30-day evaluation or a 32kB size-limited version is available through iar.com.

SmartRF™ Studio 7

SmartRF™ Studio 7 is a Windows® application that can be used to evaluate and configure SimpleLink™ Wireless MCUs from Texas Instruments. The application will help designers of RF systems to easily evaluate the radio at an early stage in the design process. It is especially useful for the generation of configuration register values and for practical testing and debugging of the RF system. SmartRF Studio can be used either as a standalone application or together with applicable evaluation boards or debug probes for the RF device. Features of the SmartRF Studio include:



- Link tests—send and receive packets between nodes
- Antenna and radiation tests—set the radio in continuous wave TX and RX states
- Export radio configuration code for use with the TI SimpleLink™ SDK RF driver
- Custom GPIO configuration for signaling and control of external switches

Sensor Controller Studio

Sensor Controller Studio is used to write, test, and debug code for the Sensor Controller peripheral. The tool generates a Sensor Controller Interface driver, which is a set of C source files that are compiled into the System CPU application. These source files also contain the Sensor Controller binary image and allow the System CPU application to control and exchange data with the Sensor Controller. Features of the Sensor Controller Studio

- Ready-to-use examples for several common use cases
- Full toolchain with built-in compiler and assembler for programming in a C-like programming language
- Provides rapid development by using the integrated sensor controller task testing and debugging functionality, including visualization of sensor data and verification of algorithms

UniFlash

UniFlash is a standalone tool used to program on-chip flash memory on TI MCUs. UniFlash has a GUI, command line, and scripting interface. UniFlash is available free of charge.

10.1.1 SimpleLink™ Microcontroller Platform

The SimpleLink™ microcontroller platform sets a new standard for developers with the broadest portfolio of wired and wireless Arm® MCUs (System-on-Chip) in a single software development environment. Delivering flexible hardware, software and tool options for your IoT applications. Invest once in the SimpleLink™ software development kit and use throughout your entire portfolio. Learn more on ti.com/simplelink.

10.2 Documentation Support

To receive notification of documentation updates on data sheets, errata, application notes and similar, navigate to the device product folder on ti.com/product/CC1314R10. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the MCU, related peripherals, and other technical collateral is listed as follows.

TI Resource Explorer

TI Resource Explorer Software examples, libraries, executables, and documentation are available for your device and development board.

Errata

CC1314R10 Silicon Errata

The silicon errata describes the known exceptions to the functional specifications for each silicon revision of the device and description on how to recognize a device revision.

Application Reports

All application reports for the CC1314R10 device are found on the device product folder at: ti.com/product/ CC1314R10/technicaldocuments.

Product Folder Links: CC1314R10

Technical Reference Manual (TRM)

Copyright © 2024 Texas Instruments Incorporated

CC13x4. CC26x4 SimpleLink™ Wireless MCU Technical Reference Manual

The TRM provides detailed descriptions of all modules and peripherals available in the device family.

10.3 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパ ートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要 な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕 様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツ ルメンツの使用条件を参照してください。

10.4 Trademarks

SimpleLink™, LaunchPad™, EnergyTrace™, Code Composer Studio™, and テキサス・インスツルメンツ E2E™ are trademarks of Texas Instruments.

I-jet[™] is a trademark of IAR Systems AB.

J-Link[™] is a trademark of SEGGER Microcontroller Systeme GmbH.

Arm®, Cortex®, and TrustZone® are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

CoreMark® is a registered trademark of Embedded Microprocessor Benchmark Consortium Corporation.

Arm Thumb® are registered trademarks of Arm Limited (or its subsidiaries).

is a registered trademark of Arm Limited (or its subsidiaries).

Wi-Fi® is a registered trademark of Wi-Fi Alliance.

Bluetooth® is a registered trademark of Bluetooth SIG Inc.

Zigbee® is a registered trademark of Zigbee Alliance Inc.

is a registered trademark of Arm Limited.

Eclipse® is a registered trademark of Eclipse Foundation.

IAR Embedded Workbench® is a registered trademark of IAR Systems AB.

Windows® is a registered trademark of Microsoft Corporation.

すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うこと を推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずか に変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Product Folder Links: CC1314R10

63



11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

	Changes from June 20, 2023 to April 30, 2024 (from Revision A (June 2023) to Revision B (April 2024)) Page						
•	RSK パッケージの暫定情報の脚注を削除。						
•	Updated Device Comparison table6						
•	Updated Sensor controller power consumption in セクション 7.5, Power Consumption - Power Modes14						
•	Updated Flash specifications in セクション 7.7, Nonvolatile (Flash) Memory Characteristics						
•	Removed redundant blocking and selectivity rows in both Generic OOK (16.384kbps, OOK w / Manchester						
	encoding, 100kHz RX BW) and 802.15.4, 50kbps, ±25kHz Deviation, 2-GFSK, 100kHz RX BW (Legacy) of セ						
	クション 7.10, 861MHz to 1054MHz - Receive (RX)14						
•	Fixed typo in test conditions for Symbol Rate Tolerance in both 802.15.4-2020, 10kbps, 2-FSK, 26kHz RX						
	BW, Mode #1a and 802.15.4-2020, 20kbps, 2-FSK, 52 kHz RX BW, Mode #1b of セクション 7.10, 861MHz to						
	1054MHz - Receive (RX)						
•	Fixed typo in test conditions for Frequency Error Tolerance (ppm) in 802.15.4, 50kbps, ±25kHz Deviation, 2-						
	GFSK, 100kHz RX BW (Legacy) of セクション 7.10, 861MHz to 1054MHz - Receive (RX)						
•	Merged parameter cells for Blocking -10MHz in WB-DSSS, 240/120/60/30kbps (480 ksym/s, 2-GFSK,						
	±195kHz Deviation, FEC (Half Rate), DSSS = 1/2/4/8, 622 kHz RX BW) of セクション 7.10, 861MHz to 1054MHz - Receive (RX)						
	Fixed incorrectly merged rows of test conditions for both Blocking +5% Fc. and Image rejection parameters in						
	802.15.4-2020, 10kbps, ±5kHz deviation, 2-FSK, 26kHz RX BW, Mode #1a of セクション 7.10, 861MHz to						
	1054MHz - Receive (RX)						
•	Updated test conditions for Frequency Error Tolerance in section SimpleLink™ Long Range 2.5/5kbps (20						
	ksps), ±5kHz Deviation, 2-GFSK, 34 kHz RX Bandwidth, FEC = 1:2, DSSS = 1:4/1:2 of セクション 7.10,						
	861MHz to 1054MHz - Receive (RX)14						
•	Removed redundant Image Rejection row in 802.15.4, 50kbps, ±25kHz Deviation, 2-GFSK, 100kHz RX BW						
	(Legacy) of セクション 7.10, 861MHz to 1054MHz - Receive (RX)						
•	Updated graphs and tables on Typical characteristics						
•	Added EnergyTrace information to セクション 8.11, <i>Debug</i>						

Product Folder Links: CC1314R10



12 Mechanical, Packaging, and Orderable Information

12.1 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

65

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated www.ti.com 18-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
CC1314R106T0RGZR	Active	Production	VQFN (RGZ) 48	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	CC1314 R106
CC1314R106T0RGZR.B	Active	Production	VQFN (RGZ) 48	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	CC1314 R106
CC1314R106T0RSKR	Active	Production	VQFN (RSK) 64	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	CC1314 R106
CC1314R106T0RSKR.B	Active	Production	VQFN (RSK) 64	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	CC1314 R106

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.




PACKAGE OPTION ADDENDUM


www.ti.com 18-Nov-2025

8 x 8, 0.4 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A



PLASTIC QUADFLAT PACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUADFLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日:2025 年 10 月