

CC1190 SWRS089 A – NOVEMBER 2009–REVISED FEBRUARY 2010

850 – 950 MHz RF Front End

Check for Samples: CC1190

FEATURES

- Seamless Interface to Sub-1 GHz Low Power RF Devices from Texas Instruments
- Up to 27 dBm (0.5 W) Output Power
- 6 dB Typical Sensitivity Improvement with CC11xx and CC430
- Few External Components
 - Integrated PA
 - Integrated LNA
 - Integrated Switches
 - Integrated Matching Network
 - Integrated Inductors
- Digital Control of LNA and PA Gain by HGM
 Pin
- 50-nA in Power Down (LNA_EN = PA_EN = 0)
- High Transmit Power Efficiency
 - PAE = 50% at 26 dBm Output Power
- Low Receive Current Consumption
 - 3 mA for High Gain Mode
 - 26 µA for Low Gain Mode
- 2.9 dB LNA Noise Figure, Including Switch and External Antenna Match
- RoHS Compliant 4-mm × 4-mm QFN-16 Package
- 2 V to 3.7 V Operation

APPLICATIONS

- 850 950 MHz ISM Bands Wireless Systems
- Wireless Sensor Networks
- Wireless Industrial Systems
- IEEE 802.15.4 Systems
- Wireless Consumer Systems
- Wireless Metering (AMR/AMI) Systems
- Smart Grid Wireless Networks

DESCRIPTION

CC1190 is a cost-effective and high-performance RF Front End for low-power and low-voltage wireless applications at 850 - 950 MHz.


CC1190 is a range extender for the sub-1 GHz low-power RF transceivers, transmitters, and System-on-Chip devices from Texas Instruments.

CC1190 integrates a power amplifier (PA), a low-noise amplifier (LNA), switches, and RF matching for the design of a high-performance wireless systems.

CC1190 increases the link budget by providing a power amplifier for increased output power, and an LNA with low noise figure for improved receiver sensitivity.

CC1190 provides an efficient and easy-to-use range extender in a compact 4-mm \times 4-mm QFN-16 package.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Texas Instruments

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

DEVICE	TEMPERATURE	PACKAGE ⁽¹⁾	TRANSPORTION MEDIA
CC1190RGVR	-40°C to 85°C		Tape and Reel, 2500
CC1190RGVT		QFN (RVG) 16	Tape and Reel, 250

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

Under no circumstances must the absolute maximum ratings be violated. Stress exceeding one or more of the limiting values may cause permanent damage to the device.

		VALUE	UNIT
Supply voltage, V _{DD}	All supply pins must have the same voltage	-0.3 to 3.8	V
Voltage on any digital pin		-0.3 to VDD + 0.3, max 3.8	V
Input RF level		10	dBm
Storage temperature range		-50 to 150	°C
ESD	Human-body model, non RF pins	2000	V
	Human-body model, RF pins: PA_IN, PA_OUT, TR_SW, LNA_IN, LNA_OUT	1500	V
	Charged device model	1000	V

RECOMMENDED OPERATING CONDITIONS

	MIN	МАХ	UNIT
Ambient temperature range	-40	85	°C
Operating supply voltage	2	3.7	V
Operating frequency range	850	950	MHz

ELECTRICAL CHARACTERISTICS

 T_{C} = 25°C, VDD = 3 V, f_{RF} = 915 MHz (unless otherwise noted). Measured on CC1190EM reference design including external matching components *optimized for 915 MHz operation*.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Descine sumert	P _{IN} = -40 dBm, HGM = 1		3		mA
Receive current	$P_{IN} = -40 \text{ dBm}, \text{ HGM} = 0$		26		μA
Transmit current	P _{IN} = 5 dBm, POUT = 26.5 dBm, HGM = 1		302		
	No input signal, HGM = 1		56		mA
	No input signal, HGM = 0		29		
Power down current	$LNA_EN = PA_EN = 0$		50	200	nA
High input level (control pins)	HGM, LNA_EN, PA_EN	1.3		VDD	V
Low input level (control pins)	HGM, LNA_EN, PA_EN			0.3	V
Power down \rightarrow Receive mode, switching time			300		ns
Power down \rightarrow Transmit mode, switching time			600		ns



ELECTRICAL CHARACTERISTICS (continued)


 $T_c = 25^{\circ}C$, VDD = 3 V, $f_{RF} = 915$ MHz (unless otherwise noted). Measured on CC1190EM reference design including external matching components *optimized for 915 MHz operation*.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
RF Receive	· · · · · · · · · · · · · · · · · · ·	ŀ		P		
<u>.</u>	P _{IN} = -40 dBm, HGM = 1		11.6			
Gain	$P_{IN} = -40 \text{ dBm}, \text{HGM} = 0$		-6		dB	
Gain variation over frequency	850–950 MHz, P _{IN} = -40 dBm, HGM = 1		1.2		dB	
Gain variation over power supply	2 – 3.7 V, P _{IN} = -40 dBm, HGM = 1		1		dB	
Noise figure	HGM = 1, including internal switch and external antenna match		2.9		dB	
	HGM = 0, including internal switch and external antenna match		6.2		dBm	
	HGM = 1		-12.3		-ID	
Input 1 dB compression	HGM = 0		11.2		dBm	
Input IP3, High Gain Mode	HGM = 1		-5		dBm	
Input reflection coefficient, S11, High Gain Mode	lection coefficient, S11, High HGM = 1, measured at antenna port, depends		-11.5		dB	
RF Transmit		Ŀ		Ľ		
Coin	P _{IN} = -20 dBm, HGM = 1		27.9		dB	
Gain	$P_{IN} = -20 \text{ dBm}, \text{HGM} = 0$		24.6			
Maximum Output Power	$P_{IN} = 5 \text{ dBm}, \text{HGM} = 1, \text{VDD} = 3.7 \text{ V}$		27.7		dBm	
	$P_{IN} = 5 \text{ dBm}, \text{HGM} = 1$		26.5			
Output power, POUT	$P_{IN} = 0 \text{ dBm}, \text{HGM} = 1$		25.5		dBm	
	$P_{IN} = -6 \text{ dBm}, \text{HGM} = 1$		22			
Power Added Efficiency, PAE	$P_{IN} = 5 \text{ dBm}, \text{HGM} = 1$		48%			
Output 1 dB compression	HGM = 1	24			dD rea	
Output 1 dB compression	HGM = 0		23.7		dBm	
Output power variation over frequency	850 – 950 MHz, PIN = 5 dBm, HGM = 1		1.7		dB	
Output power variation over power supply	2 V – 3.7 V, PIN = 5 dBm, HGM = 1		4.5		dB	
Output power variation over temperature -40°C - 85°C, PIN = 5 dBm, HGM = 1			1		dB	
2nd harmonic power	HGM = 1, PIN = 5 dBm		2.5			
3rd harmonic power	See application note AN001 (SWRA090) for regulatory requirements.		-37		dBm	
Input reflection coefficient, S11	HGM = 1, measured at SMA connector on PA_IN/LNA_OUT (TX active)		-10		dB	

Texas Instruments

www.ti.com





NOTE

The exposed die attach pad *must* be connected to a solid ground plane as this is the primary ground connection for the chip. Inductance in vias to the pad should be minimized. *Following the CC1190EM reference layout is recommended*. Changes will alter the performance. Also see the PCB land pattern information in this data sheet.

PIN		I/O	DESCRIPTION		
NO.	NO. NAME		DESCRIPTION		
-	GND	Ground	The exposed die attach pad must be connected to a solid ground plane. See CC1190EM (SWRR064) reference design for recommended layout.		
1	GND	Ground	Secondary ground connection. Should be shorted to the die attach pad on the top PCB layer.		
2	PA_OUT	RF	Output of PA.		
3	GND	Ground	Secondary ground connection. Should be shorted to the die attach pad on the top PCB layer.		
4	TR_SW	RF	RXTX switch pin.		
5	LAN_IN	RF	Input of LNA.		
6	HGM	Digital Input	Digital control pin. HGM = 1 \rightarrow Device in High Gain Mode. HGM = 0 \rightarrow Device in Low Gain Mode.		
7	LNA_EN	Digital Input	Digital control pin. See Table 2 and Table 3 for details.		
8	PA_EN	Digital Input	Digital control pin. See Table 2 and Table 3 for details.		
9	GND	Ground	Secondary ground connection. Should be shorted to the die attach pad on the top PCB layer.		
10	LNA_OUT	RF	Output of LNA.		
11	PA_IN	RF	Input of PA.		
12	GND	Ground	Secondary ground connection. Should be shorted to the die attach pad on the top PCB layer.		
13	VDD_LNA	Power	2 – 3.7 V Supply Voltage.		
14	BIAS	Analog	Biasing input. Resistor between this node and ground sets bias current.		
15	VDD_PA2	Power	2 – 3.7 V Supply Voltage.		
16	VDD_PA1	Power	2 – 3.7 V Supply Voltage.		

PIN FUNCTIONS



CC1190EM Evaluation Module




Figure 1. CC1190EM Evaluation Module

Table 1. List of Materials Optimized for 915 MHz Operation	n
(See the CC1190EM Reference Design, SWRR064)	

DEVICE	FUNCTION	VALUE
L21	PA load inductor	10 nH, LQW18AN10NG10 from Murata
L22	RXTX switch and LNA match	7.5 nH, LQW15AN7N5G00 from Murata
L23	Part of antenna match	2.2 nH, LQW15AN2N2C10D from Murata
L24	Part of antenna match	3.9 nH, LQW15AN3N9C00 from Murata
C21	DC block	47 pF, GRM1555C1H470JZ01D from Murata
C22	RXTX switch and LNA match	12 pF, GRM1555C1H120JZ01D from Murata
C24	Part of antenna match	3.3 pF: GRM1555C1H3R3CZ01D from Murata
C25	Part of antenna match	8.2 pF: GRM1555C1H8R2CZ01D from Murata
C28	Part of antenna match	0.5 pF, GRM1555C1HR50CZ01D from Murata
C51	Part of LNA match	12 pF, GRM1555C1H120JZ01D from Murata
C101	DC block	47 pF: GRM1555C1H470JZ01D from Murata
C111	DC block	47 pF: GRM1555C1H470JZ01D from Murata
R141	Bias resistor	3.3 kΩ, RK73H1ETTP3301F from Koa

NSTRUMENTS

EXAS




Figure 2. LNA Gain and Noise Figure vs Operating Frequency





Figure 4. LNA Gain vs Supply Voltage











Figure 3. LNA Gain vs Temperature



Frequency (850 MHz to 950 MHz)

Figure 5. Input Impedance of LNA Measured from Antenna Port on CC1190EM (RX Active)






6


TYPICAL CHARACTERISTICS T_C = 25°C, V_{DD} = 3 V, f_{RF} = 915 MHz (unless otherwise noted). Measured on CC1190EM reference design including external matching components optimized for 915 MHz operation.





TYPICAL CHARACTERISTICS (continued)


 T_{C} = 25°C, V_{DD} = 3 V, f_{RF} = 915 MHz (unless otherwise noted). Measured on CC1190EM reference design including external matching components optimized for 915 MHz operation.











Frequency (850 MHz to 950 MHz)

Figure 10. Input Impedance Measured at SMA connector on PA_IN/LNA_OUT on CC1190EM (TX Active)



INTERFACE AND CONTROL

Controlling the Output Power from CC1190

The output power of CC1190 is controlled by controlling the input power. The CC1190 PA is designed to work in compression (class AB), and the best efficiency is reached when a strong input signal is applied. The output power can be reduced by setting the pin HGM low. If a reduced maximum output power is wanted, the impedance seen by the PA should be increased, thus increasing the PA efficiency by changing the output matching network.

Input Levels on Control Pins

The three digital control pins (PA_EN, LNA_EN, HGM) have built-in level-shifting functionality, meaning that if CC1190 is operating from a 3.6 V supply voltage, the control pins will still sense 1.6 - 1.8 V signals as logical '1'.

An example of the above is that PA_EN is connected directly to the PA_EN pin on CC110x, but the global supply voltage is 3.6 V. The PA_EN pin on CC110x will switch between 0 V (RX) and 1.8 V (TX), and this is still a high enough voltage to control the operating mode of CC1190.

However, the input voltages should not have logical '1' level that is higher than the supply.

Connecting CC1190 to a CC102X Device

PA EN LNA EN HGM Mode Of Operation 0 Power Down 0 don't care 0 1 0 RX Low Gain Mode 0 1 1 **RX High Gain Mode** 1 0 0 TX Low Gain Mode 1 0 1 TX High Gain Mode







Figure 11. CC1190 + CC102X Application Circuit




Connecting CC1190 to a CC110X Device

PA_EN	LNA_EN	HGM	Mode Of Operation		
0	0	don't care	Power Down		
0	1	0	RX Low Gain Mode		
0	1	1	RX High Gain Mode		
1	0	0	TX Low Gain Mode		
1	0	1	TX High Gain Mode		

Table 3. Control Logic for Connecting	a CC1190 to a CC110X Device





Connecting CC1190 to a CC430 or CC111X Device

Table 4. Control Logic for Connecting CC1190 to a CC430 or CC111X Device

PA_EN	LNA_EN	HGM	Mode Of Operation
0	0	don't care	Power Down
0	1	0	RX Low Gain Mode
0	1	1	RX High Gain Mode
1	0	0	TX Low Gain Mode
1	0	1	TX High Gain Mode




Figure 13. CC1190 + CC430/CC111X Application Circuit



REVISION HISTORY

Changes from Original (November 2009) to Revision A			
•	Changed the data sheet from Product Preview to Production	1	



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
CC1190RGVR	Active	Production	VQFN (RGV) 16	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1190
CC1190RGVR.B	Active	Production	VQFN (RGV) 16	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1190
CC1190RGVRG4	Active	Production	VQFN (RGV) 16	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1190
CC1190RGVRG4.B	Active	Production	VQFN (RGV) 16	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1190
CC1190RGVT	Active	Production	VQFN (RGV) 16	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1190
CC1190RGVT.B	Active	Production	VQFN (RGV) 16	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC1190

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




PACKAGE OPTION ADDENDUM

17-Jun-2025



TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Package	Pins
*All dimensions are nomin	al		

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CC1190RGVRG4	VQFN	RGV	16	2500	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2



PACKAGE MATERIALS INFORMATION

18-Jun-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CC1190RGVRG4	VQFN	RGV	16	2500	350.0	350.0	43.0


Texas **INSTRUMENTS**

www.ti.com

TRAY



PACKAGE MATERIALS INFORMATION



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
CC1190RGVR	RGV	VQFN	16	2500	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1190RGVR.B	RGV	VQFN	16	2500	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1190RGVRG4	RGV	VQFN	16	2500	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1190RGVRG4.B	RGV	VQFN	16	2500	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1190RGVT	RGV	VQFN	16	250	14 x 35	150	315	135.9	7620	8.8	7.9	8.15
CC1190RGVT.B	RGV	VQFN	16	250	14 x 35	150	315	135.9	7620	8.8	7.9	8.15

*All dimensions are nominal


RGV 16

4 x 4, 0.65 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



MECHANICAL DATA



- Β. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MO-220.



RGV (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.





RGV (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.




RGV0016A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RGV0016A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RGV0016A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated