





BQ25756 JAJSMK1 - AUGUST 2023

BQ25756: スタンドアロン / I²C 制御、1~14 セル双方向昇降圧バッテリ充電コントロ ーラ

1 特長

- 広い入力電圧動作範囲:4.2V~70V
- 広いバッテリ電圧動作範囲:最大 70V、マルチケ ミストリーをサポート:
 - 1~14 セルのリチウムイオン充電プロファイル
 - 1~16 セルの LiFePO₄ 充電プロファイル
- NFET ドライバ搭載の同期昇降圧 充電コントロー
 - 200kHz~600kHz の可変スイッチング周波数
 - 外部クロックへの周波数同期も可能
 - ソフト・スタート付きループ補償機能を内蔵
 - 効率を最適化するオプションのゲート・ドライ バ電源入力
- ソーラー充電向けの自動最大電力点追従 (MPPT)
- 降圧専用モード
- 双方向コンバータ動作 (逆方向モード)、USB-PD 拡張電力範囲 (EPR) をサポート
 - 3.3V~65V の範囲で 20mV 刻みに調整可能な入 力電圧 (VAC) レギュレーション
 - 5mΩ の抵抗を使用して 400mA~20A の範囲で 50mA 刻みに調整可能な入力電流レギュレーシ ョン (R_{AC SNS})

高精度

- ±0.5% の充電電圧レギュレーション
- ±3% の充電電流レギュレーション
- ±3% の入力電流レギュレーション
- 最適なシステム性能を実現する I²C 制御、抵抗に よりプログラム可能
 - ハードウェアで調整可能な入出力電流制限
- 電圧、電流、温度モニタリングのための 16 ビッ ト ADC を内蔵
- 高度な安全機能内蔵
 - 可変入力過電圧および低電圧保護
 - バッテリ過電圧および過電流保護
 - 充電安全タイマ
 - バッテリ短絡保護
 - サーマル・シャットダウン
- ステータス出力
 - アダプタ存在ステータス (PG)
 - チャージャの動作ステータス (STAT1、STAT2)
- パッケージ
 - 36ピン 5mm×6mm QFN

2 アプリケーション

- 電動キック・ボード、電動自転車
- コードレス電動工具、園芸用具
- ロボット芝刈り機
- ポータブル電源
- コードレス掃除機、ロボット掃除機
- ソーラー・チャージャ
- USB-PD EPR (拡張電力範囲)


3 概要

BQ25756 は、広い入力電圧に対応するスイッチモー ド昇降圧リチウムイオン、リチウムポリマ、LiFePO₄ バッテリ充電コントローラであり、双方向の電力フロ ーをサポートしています。このデバイスは、自動充電 プリコンディショニング、充電終了、充電ステータス 表示に加えて、高精度の充電電流および充電電圧レギ ュレーションを備えており、広い電圧範囲にわたって 高効率のバッテリ充電を実現できます。このデバイス は、昇降圧コンバータの多様なループ補償機能を内蔵 しているため、使いやすい高密度ソリューションの実 現に役立ちます。逆方向モードでは、このデバイスは バッテリから電力を取得し、保護のために追加された 定電流ループによって入力端子の電圧をレギュレート し、USB-PD EPR 電力プロファイルをサポートしま す。

製品情報

| 部品番号 ⁽¹⁾ | パッケージ | 本体サイズ (公称) |
|---------------------|-----------|--------------------------|
| BQ25756 | VQFN (36) | 5.0 x 6.0mm ² |

利用可能なすべてのパッケージについては、データシートの 末尾にある注文情報を参照してください。



概略回路図



Table of Contents

| 1 特長 | 1 | 8.4 Device Functional Modes | 38 |
|--------------------------------------|----|---|------------------|
| 2 アプリケーション | | 8.5 BQ25756 Registers | |
| 3 概要 | | 9 Application and Implementation | |
| 4 Revision History | | 9.1 Application Information | |
| 5 概要 (続き) | | 9.2 Typical Applications | |
| 6 Pin Configuration and Functions | | 10 Power Supply Recommendations | |
| 7 Specifications | | 11 Layout | |
| 7.1 Absolute Maximum Ratings | | 11.1 Layout Guidelines | |
| 7.2 ESD Ratings | | 11.2 Layout Example | |
| 7.3 Recommended Operating Conditions | | 12 Device and Documentation Support | |
| 7.4 Thermal Information | 8 | 12.1 Device Support | <mark>77</mark> |
| 7.5 Electrical Characteristics | 9 | 12.2 ドキュメントの更新通知を受け取る方法 | |
| 7.6 Timing Requirements | 15 | 12.3 サポート・リソース | <mark>77</mark> |
| 7.7 Typical Characteristics | | 12.4 Trademarks | <mark>7</mark> 7 |
| 8 Detailed Description | | 12.5 静電気放電に関する注意事項 | 77 |
| 8.1 Overview | | 12.6 用語集 | 77 |
| 8.2 Functional Block Diagram | | 13 Mechanical, Packaging, and Orderable | |
| 8.3 Feature Description | 21 | Information | 78 |
| | | | |

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

| DATE | REVISION | NOTES |
|-------------|----------|-----------------|
| August 2023 | * | Initial Release |



5 概要 (続き)

 I^2C ホスト制御充電モードに加えて、このデバイスは、抵抗によりプログラム可能な制限を通じてスタンドアロン充電モードもサポートしています。入力電流、充電電流、充電電圧のレギュレーション・ターゲットは、それぞれ $ILIM_HIZ$ 、ICHG、FB ピンによって設定できます。



6 Pin Configuration and Functions




図 6-1. BQ25756, RRV Package 36-pin VQFN Top View

表 6-1. Pin Functions

| PIN | | I/O | DESCRIPTION |
|-------|-----|-----|--|
| NAME | NO. | 1/0 | DESCRIPTION |
| SCL | 1 | I | I²C Interface Clock – Connect SCL to the logic rail through a 10-kΩ resistor. |
| SDA | 2 | Ю | I²C Interface Data – Connect SDA to the logic rail through a 10-kΩ resistor. |
| INT | 3 | 0 | Open Drain Interrupt Output – Connect the $\overline{\text{INT}}$ pin to a logic rail via 10-k Ω resistor. The $\overline{\text{INT}}$ pin sends an active low, 256-µs pulse to host to report the charger device status and faults. |
| STAT1 | 4 | 0 | Open Drain Charge Status 1 Output – STAT1 and STAT2 indicate various charger operations, see 表 8-6. Connect to the pull up rail via 10-kΩ resistor. The STAT1, STAT2 pin functions can be disabled when DIS_STAT_PINS bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT1_ON bit. |
| STAT2 | 5 | 0 | Open Drain Charge Status 2 Output – STAT1 and STAT2 indicate various charger operations, see 表 8-6. Connect to the pull up rail via 10-kΩ resistor. The STAT1, STAT2 pin functions can be disabled when DIS_STAT_PINS bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT2_ON bit. |
| PG | 6 | 0 | Open Drain Active Low Power Good Indicator – Connect to the pull up rail via 10-kΩ resistor. LOW indicates a good input source if VAC is within the programmed ACUV / ACOV operating window. The PG pin function can be disabled when DIS_PG_PIN bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT3_ON bit. |
| CE | 7 | Ю | Active Low Charge Enable Pin – Battery charging is enabled when EN_CHG bit is 1 and $\overline{\text{CE}}$ pin is LOW. $\overline{\text{CE}}$ pin must be pulled HIGH or LOW, do not leave floating. The $\overline{\text{CE}}$ pin function can be disabled when DIS_CE_PIN bit is set to 1. When disabled, this pin can be used as a general purpose indicator via the FORCE_STAT4_ON bit. |



表 6-1. Pin Functions (continued)

| ICHG 9 I VREF VIGICA (**) Review 1 the device is under charge current regulation, the voltage at ICHG pin is as IBAT = K _{(CHG} X*) When ICHG pin yor the ICHG. Pin Status of the Actual charge current amape calculate as: IBAT = K _{(CHG} X*) Vere VIGICA* (**) Rest Vere VIGICA* (**) Pin actual charge current limit is the lower of the limit set by ICHG pin or the ICHG. REG register bits. This pin function can be disabled when EN_ICHG_P bit is 0. If ICHG pin is not used, this pin should be pulled to PGND, do not leave floating. IIDML** Under INTER String and HIZ Mode Control Pin − ILIM_HIZ pin sets the maximum input current limit, can be used to monitor the input current limit as I _{LIM} − K _{ILIM} . When the device is to monitor the input current regulation, the voltage at ILIM_PID pin S** Vere ILIM_HIZ pin voltage is less than Vere ILIM_HIZ pin used to set the input current limit as I _{LIM} − K _{ILIM} . Visin in Visin Intervent regulation, the voltage at ILIM_PID pin S** Visin IK** (RIM). The actual input current limit is the lower of the inset set by ILIM_HIZ pin or the IAC_DPM register bits. This pin function can be disabled when EN_ILIM_HIZ_PIN bit is 0. ILIM_HIZ pin is not used, this pin should be pulled to PGND, do not leave floating set by ILIM_HIZ pin or the IAC_DPM register bits. This pin function can be disabled when EN_ILIM_HIZ_PIN bit is 0. ILIM_HIZ_PIN b | PIN | | | | | |
|---|----------|-----|-----|---|--|--|
| Program temperature window with a resistor divider from REGN to TS to PCRND. Charge suspends when TS pin votage is out of range. Recommend 103A-72 10Act thermistor. Charge Current Limit Setting — ICHG pin sets the maximum charge current, and can be used to monitor the charge current regulation. The world provide is the standard provider of the provider of th | NAME | NO. | 1/0 | DESCRIPTION | | |
| monitor the charge current. A programming resistor to PGND is used to set the charge current limit at Clops = Knopt / Knopt. When the device is under charge current regulation, the voltage at ICHG pin is Clops = Knopt. / Knopt. When ICHG pin voltage is less than Vnger_pide, the actual charge current time tower of the limit is set by ICHG pin or the ICHG. PIG Fig. (Rights / Vnger_pide). The actual charge current rich the lower of the limit is set by ICHG pin or the ICHG. PIG Fig. (Rights / Vnger_pide). The actual charge current can be calculated as: IGHT = Knopt. Vnger_pide (Nith pin should be pulled to PGND, do not leave foot bedating. ILIM_HIZ pin Current Limit Setting and HIZ Mode Control Pin – ILIM_HIZ pin sets the maximum input current limit as lim | TS | 8 | I | Program temperature window with a resistor divider from REGN to TS to PGND. Charge suspends | | |
| LIM_HIZ 10 1 Image: Contract Himit, can be used to monitor the input current and can be pulled HIGH to force device in the HIZ mode. A programming resistor to PGND is used to set the input current limit as I_LM_HS_KILM HIZ pin is V_REF_LMM. When the device is under input current regulation, the voltage at ILIM_HIZ pin is V_REF_LMM. The latual input current can calculated as: IAC = K_KILM_X × V_KILM / (R_KILM × V_REF_LMM). The actual input current limit is the lower of the limits set by ILIM_HIZ pin of the ILIM_HIZ pin is not used, this pin should be pulled to PGND, do not leave floating. 11 Voltage Feedback Divider Return — Connect to the bottom of battery feedback resistor. When charging, this pin is divine to PGND internally. When input voltage is outside of the ACUV / ACOV operating window, this pin is high-impedance, minimizing battery leakage current. 12 Charge Voltage Analog Feedback Adjustment — Connect the output obtage is outside of the ACUV / ACOV operating window, this pin is high-impedance, minimizing battery leakage current. 13 Charge Current-Sense Resistor, Negative Input — A 0.47-µF ceramic capacitor is placed from SRN SRP to provide differential-mode filtering. An optional 0.1-µF ceramic capacitor is placed from SRN in SRP to provide differential-mode filtering. NC 15 No Connect - Leave this pin floating, do not lie to PGND NC 15 No Connect - Leave this pin floating, do not lie to PGND NC 16 No Connect - Leave this pin floating, do not lie to PGND NC 16 No Connect - Leave this pin floating, do not lie to PGND SW2 18 P Boost Side Half Bridge Switching Node — Connect to the source of boost HS FET and the drain of boost LS FET. Connect the inductor between SW1 and SW2. HIDRV2 19 O Boost Side High-Side Dewer MOSFET Gate Driver Power Supply — Connect a capacitor between BTST2 and SW2 to provide bias to the high-side MOSFET gate. PGND 22 P Power Ground Return — The high current ground connection for the low-side gate drivers. DNP SIDP in in high-voltage | ICHG | 9 | I | monitor the charge current. A programming resistor to PGND is used to set the charge current limit as $I_{CHG} = K_{ICHG}$. When the device is under charge current regulation, the voltage at ICHG pin is V_{REF_ICHG} . When ICHG pin voltage is less than V_{REF_ICHG} , the actual charge current can be calculated as: IBAT = K_{ICHG} x V_{ICHG} / (K_{ICHG} x V_{REF_ICHG}). The actual charge current limit is the lower of the limits set by ICHG pin or the ICHG_REG register bits. This pin function can be disabled when EN_ICHG_PIN | | |
| FBG 11 I charging, this pin is driven to PGND Internally. When input voltage is outside of the ACUV / ACOV operating window, this pin is high-impedance, minimizing battery leakage current. FB 12 I Charge Voltage Analog Feedback Adjustment – Connect the output of a resistive voltage divider from the battery terminals to this node to adjust the output battery regulation voltage. SRN 13 I SRP to provide differential-mode filtering. An optional 0.1-µF ceramic capacitor is placed from SRN pin to PGND for common-mode filtering. Charge Current-Sense Resistor, Negative Input – A 0.47-µF ceramic capacitor is placed from the SRP pin to PGND for common-mode filtering. Charge Current-Sense Resistor, Positive Input – A 0.47-µF ceramic capacitor is placed from the SRP pin to PGND for common-mode filtering. NC 15 - No Connect - Leave this pin floating, do not tie to PGND NC 16 - No Connect - Leave this pin floating, do not tie to PGND SW2 18 P Boost Side Half Bridge Switching Node – Connect to the source of boost HS FET and the drain of boost LS FET. Connect the inductor between SW1 and SW2. HIDRV2 19 O Boost Side High-Side Gate Driver – Connect to the boost high-side N-channel MOSFET gate. BTST2 20 P Boost Side High-Side Gate Driver – Connect to the boost high-side N-channel MOSFET gate. DRV_SUP 23 P Power Ground Return – The high current ground connection for the low-side gate drivers. Charger Gate Drive Supply Input – Voltage on this pin is used to drive the gates of buck-boost converter switching FET. Connect a 4.7-µF ceramic capacitor from REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP pin. Boost Side Low-Side Gate Driver – Connect a 4.7-µF ceramic capacitor from REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP pin. In high-voltage applications, it i | ILIM_HIZ | 10 | 1 | current limit, can be used to monitor the input current and can be pulled HIGH to force device into HIZ mode. A programming resistor to PGND is used to set the input current limit as $I_{LIM} = K_{ILIM} / R_{ILIM}$. When the device is under input current regulation, the voltage at ILIM_HIZ pin is V_{REF_ILIM} . When ILIM_HIZ pin voltage is less than V_{REF_ILIM} , the actual input current can be calculated as: IAC = $K_{ILIM} \times V_{ILIM} / (R_{ILIM} \times V_{REF_ILIM})$. The actual input current limit is the lower of the limits set by ILIM_HIZ pin or the IAC_DPM register bits. This pin function can be disabled when EN_ILIM_HIZ_PIN bit is 0. If | | |
| Fig. 12 I from the battery terminals to this node to adjust the output battery regulation voltage. Charge Current-Sense Resistor, Negative Input – A 0.47-µF ceramic capacitor is placed from SRN I SRP to provide differential-mode filtering. An optional 0.1-µF ceramic capacitor is placed from the SR pin to PGND for common-mode filtering. An optional 0.1-µF ceramic capacitor is placed from the SR pin to PGND for common-mode filtering. A 0.1-µF ceramic capacitor is placed from the SRP pin to SRP to provide differential-mode filtering. A 0.1-µF ceramic capacitor is placed from the SRP pin to SRP to provide differential-mode filtering. A 0.1-µF ceramic capacitor is placed from the SRP pin to SRP to provide differential-mode filtering. NC 15 - No Connect - Leave this pin floating, do not tie to PGND NC 16 - No Connect - Leave this pin floating, do not tie to PGND SW2 18 P Boost Side Half Bridge Switching Node – Connect to the source of boost HS FET and the drain of boost LS FET. Connect the inductor between SW1 and SW2. HIDRV2 19 O Boost Side High-Side Gate Driver – Connect to the boost high-side N-channel MOSFET gate. BTST2 20 P Boost Side High-Side Gate Driver – Connect to the boost high-side N-channel MOSFET gate. LODRV2 21 O Boost Side Low-Side Gate Driver – Connect to the boost low-side N-channel MOSFET gate. PGND 22 P Power Ground Return – The high current ground connection for the low-side gate drivers. Charger Gate Drive Supply Input – Voltage on this pin is used to drive the gates of buck-boost converter switching FET. Connect a 4.7-µF ceramic capacitor from DRV_SUP to power ground. REG LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage will an external supply up to 12 V to achieve higher switching efficiency. See to 2 > 3 > 8.3.3.2 for more details. Charger Internal Linear Regulator Output – Connect a 4.7-µF ceramic capacitor from REGN to DRV_SUP pin. In high | FBG | 11 | I | charging, this pin is driven to PGND internally. When input voltage is outside of the ACUV / ACOV | | |
| SRN 13 I SRP to provide differential-mode filtering. An optional 0.1-μF ceramic capacitor is placed from the SR pin to PGND for common-mode filtering. Charge Current-Sense Resistor, Positive Input − A 0.47-μF ceramic capacitor is placed from the SRP pin to SRP to provide differential-mode filtering. A 0.1-μF ceramic capacitor is placed from the SRP pin to SRP to provide differential-mode filtering. A 0.1-μF ceramic capacitor is placed from the SRP pin to SRP to SRP to provide differential-mode filtering. NC 15 No Connect - Leave this pin floating, do not tie to PGND NC 16 No Connect - Leave this pin floating, do not tie to PGND FGND 17 Tie this pin directly to PGND. Boost Side High Side gate Driver - Connect to the source of boost HS FET and the drain of boost LS FET. Connect the inductor between SW1 and SW2. HIDRV2 19 D Boost Side High-Side Gate Driver - Connect to the boost high-side N-channel MOSFET gate. BTST2 20 P Boost Side High-Side Power MOSFET Gate Driver Power Supply - Connect a capacitor between BTST2 and SW2 to provide bias to the high-side MOSFET gate driver. LODRV2 21 D Boost Side Low-Side Gate Driver - Connect to the boost low-side N-channel MOSFET gate. PRV_SUP Power Ground Return - The high current ground connection for the low-side gate drivers. Charger Gate Drive Supply Input - Voltage on this pin is used to drive the gates of buck-boost converter switching FET. Connect a 4.7-μF ceramic capacitor from DRV_SUP volvage win an external supply up to 12 V to achieve higher switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See ± 27 ≥ 8.3.3.2 for more details. Charger Internal Linear Regulator Output - Connect a 4.7-μF ceramic capacitor from REGN to DRV_SUP poltage with an external supply up to 12 V to achieve higher switching efficiency. See ± 27 ≥ 8.3.3.2 for more details. Charger Internal Linear Regulator Output - Connect a 4 | FB | 12 | I | | | |
| SRP | SRN | 13 | 1 | Charge Current-Sense Resistor, Negative Input – A 0.47-μF ceramic capacitor is placed from SRN to SRP to provide differential-mode filtering. An optional 0.1-μF ceramic capacitor is placed from the SRN pin to PGND for common-mode filtering. | | |
| NC 16 - No Connect - Leave this pin floating, do not tie to PGND PGND 17 - Tie this pin directly to PGND. SW2 18 P Boost Side Half Bridge Switching Node - Connect to the source of boost HS FET and the drain of boost LS FET. Connect the inductor between SW1 and SW2. HIDRV2 19 O Boost Side High-Side Gate Driver - Connect to the boost high-side N-channel MOSFET gate. BTST2 20 P Boost Side High-Side Power MOSFET Gate Driver Power Supply - Connect a capacitor between BTST2 and SW2 to provide bias to the high-side MOSFET gate driver. LODRV2 21 O Boost Side Low-Side Gate Driver - Connect to the boost low-side N-channel MOSFET gate. PGND 22 P Power Ground Return - The high current ground connection for the low-side gate drivers. Charger Gate Drive Supply Input - Voltage on this pin is used to drive the gates of buck-boost converter switching FET. Connect a 4.7-µF ceramic capacitor from DRV_SUP to power ground. REG LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See to 12 ≥ 8.3.3.2 for more details. Charger Internal Linear Regulator Output - Connect a 4.7-µF ceramic capacitor from REGN to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See to 2 ≥ 8.3.3.2 for more details. LODRV1 25 O Buck Side Low-Side Gate Driver - Connect to the buck low-side N-channel MOSFET gate. BTST1 and SW1 to provide bias to the high-side MOSFET gate driver. | SRP | 14 | ı | to SRP to provide differential-mode filtering. A 0.1-µF ceramic capacitor is placed from the SRP pin | | |
| PGND 17 Tie this pin directly to PGND. | NC | 15 | - | No Connect - Leave this pin floating, do not tie to PGND | | |
| Boost Side Half Bridge Switching Node - Connect to the source of boost HS FET and the drain of boost LS FET. Connect the inductor between SW1 and SW2. HIDRV2 19 0 Boost Side High-Side Gate Driver - Connect to the boost high-side N-channel MOSFET gate. BTST2 20 P Boost Side High-Side Power MOSFET Gate Driver Power Supply - Connect a capacitor between BTST2 and SW2 to provide bias to the high-side MOSFET gate driver. LODRV2 21 O Boost Side Low-Side Gate Driver - Connect to the boost low-side N-channel MOSFET gate. PGND 22 P Power Ground Return - The high current ground connection for the low-side gate drivers. Charger Gate Drive Supply Input - Voltage on this pin is used to drive the gates of buck-boost converter switching FET. Connect a 4.7-µF ceramic capacitor from DRV_SUP to power ground. REG LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See to 10 source ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See to 20 source ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See to 20 source supply source details. Charger Internal Linear Regulator Output - Connect a 4.7-µF ceramic capacitor from REGN to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See to 20 source supply supply su | NC | 16 | - | No Connect - Leave this pin floating, do not tie to PGND | | |
| Boost LS FET. Connect the inductor between SW1 and SW2. HIDRV2 | PGND | 17 | - | Tie this pin directly to PGND. | | |
| BTST2 20 P Boost Side High-Side Power MOSFET Gate Driver Power Supply — Connect a capacitor between BTST2 and SW2 to provide bias to the high-side MOSFET gate driver. LODRV2 21 O Boost Side Low-Side Gate Driver — Connect to the boost low-side N-channel MOSFET gate. PGND 22 P Power Ground Return — The high current ground connection for the low-side gate drivers. Charger Gate Drive Supply Input — Voltage on this pin is used to drive the gates of buck-boost converter switching FET. Connect a 4.7-µF ceramic capacitor from DRV_SUP to power ground. REG LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See セクション 8.3.3.2 for more details. Charger Internal Linear Regulator Output — Connect a 4.7-µF ceramic capacitor from REGN to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See セクョン 8.3.3.2 for more details. LODRV1 25 O Buck Side Low-Side Gate Driver — Connect to the buck low-side N-channel MOSFET gate. BTST1 26 P Buck Side High-Side Power MOSFET Gate Driver Power Supply — Connect a capacitor between BTST1 and SW1 to provide bias to the high-side MOSFET gate driver. | SW2 | 18 | Р | Boost Side Half Bridge Switching Node – Connect to the source of boost HS FET and the drain of boost LS FET. Connect the inductor between SW1 and SW2. | | |
| BTST2 and SW2 to provide bias to the high-side MOSFET gate driver. LODRV2 21 O Boost Side Low-Side Gate Driver – Connect to the boost low-side N-channel MOSFET gate. PGND 22 P Power Ground Return – The high current ground connection for the low-side gate drivers. Charger Gate Drive Supply Input – Voltage on this pin is used to drive the gates of buck-boost converter switching FET. Connect a 4.7-µF ceramic capacitor from DRV_SUP to power ground. REG LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage will an external supply up to 12 V to achieve higher switching efficiency. See セクション 8.3.3.2 for more details. Charger Internal Linear Regulator Output – Connect a 4.7-µF ceramic capacitor from REGN to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See セクョン 8.3.3.2 for more details. LODRV1 25 O Buck Side Low-Side Gate Driver – Connect to the buck low-side N-channel MOSFET gate. BTST1 26 P Buck Side High-Side Power MOSFET Gate Driver Power Supply – Connect a capacitor between BTST1 and SW1 to provide bias to the high-side MOSFET gate driver. | HIDRV2 | 19 | 0 | Boost Side High-Side Gate Driver – Connect to the boost high-side N-channel MOSFET gate. | | |
| PGND 22 P Power Ground Return – The high current ground connection for the low-side gate drivers. Charger Gate Drive Supply Input – Voltage on this pin is used to drive the gates of buck-boost converter switching FET. Connect a 4.7-µF ceramic capacitor from DRV_SUP to power ground. REG LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See セクション 8.3.3.2 for more details. Charger Internal Linear Regulator Output – Connect a 4.7-µF ceramic capacitor from REGN to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See セクョン 8.3.3.2 for more details. LODRV1 25 O Buck Side Low-Side Gate Driver – Connect to the buck low-side N-channel MOSFET gate. BTST1 and SW1 to provide bias to the high-side MOSFET gate driver. | BTST2 | 20 | Р | Boost Side High-Side Power MOSFET Gate Driver Power Supply – Connect a capacitor between BTST2 and SW2 to provide bias to the high-side MOSFET gate driver. | | |
| Charger Gate Drive Supply Input – Voltage on this pin is used to drive the gates of buck-boost converter switching FET. Connect a 4.7-µF ceramic capacitor from DRV_SUP to power ground. REG LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage wife an external supply up to 12 V to achieve higher switching efficiency. See セクション 8.3.3.2 for more details. Charger Internal Linear Regulator Output – Connect a 4.7-µF ceramic capacitor from REGN to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See セクョン 8.3.3.2 for more details. LODRV1 25 O Buck Side Low-Side Gate Driver — Connect to the buck low-side N-channel MOSFET gate. BTST1 26 P Buck Side High-Side Power MOSFET Gate Driver Power Supply — Connect a capacitor between BTST1 and SW1 to provide bias to the high-side MOSFET gate driver. | LODRV2 | 21 | 0 | Boost Side Low-Side Gate Driver - Connect to the boost low-side N-channel MOSFET gate. | | |
| Converter switching FET. Connect a 4.7-µF ceramic capacitor from DRV_SUP to power ground. REG LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See セクション 8.3.3.2 for more details. Charger Internal Linear Regulator Output – Connect a 4.7-µF ceramic capacitor from REGN to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See セクョン 8.3.3.2 for more details. LODRV1 25 O Buck Side Low-Side Gate Driver — Connect to the buck low-side N-channel MOSFET gate. BTST1 and SW1 to provide bias to the high-side MOSFET gate driver. | PGND | 22 | Р | Power Ground Return – The high current ground connection for the low-side gate drivers. | | |
| power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See ±27 => 8.3.3.2 for more details. LODRV1 25 O Buck Side Low-Side Gate Driver – Connect to the buck low-side N-channel MOSFET gate. BTST1 26 P Buck Side High-Side Power MOSFET Gate Driver Power Supply – Connect a capacitor between BTST1 and SW1 to provide bias to the high-side MOSFET gate driver. | DRV_SUP | 23 | Р | converter switching FET. Connect a 4.7-μF ceramic capacitor from DRV_SUP to power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See セクション 8.3.3.2 for more | | |
| BTST1 26 Buck Side High-Side Power MOSFET Gate Driver Power Supply – Connect a capacitor between BTST1 and SW1 to provide bias to the high-side MOSFET gate driver. | REGN | 24 | Р | power ground. REGN LDO voltage can be used as the gate driver supply for all switching FETs by connecting REGN to DRV_SUP pin. In high-voltage applications, it is possible to directly provide the DRV_SUP voltage with an external supply up to 12 V to achieve higher switching efficiency. See 29 | | |
| BTST1 and SW1 to provide bias to the high-side MOSFET gate driver. | LODRV1 | 25 | 0 | Buck Side Low-Side Gate Driver – Connect to the buck low-side N-channel MOSFET gate. | | |
| HIDRV1 27 O Buck Side High-Side Gate Driver – Connect to the buck high-side N-channel MOSFET gate. | BTST1 | 26 | Р | | | |
| | HIDRV1 | 27 | 0 | Buck Side High-Side Gate Driver – Connect to the buck high-side N-channel MOSFET gate. | | |



表 6-1. Pin Functions (continued)

| PIN | | 1/0 | DECORPTION |
|-------------|--------|-----|--|
| NAME | NO. | I/O | DESCRIPTION |
| SW1 | 28 | Р | Buck Side Half Bridge Switching Node – Connect to the source of buck HS FET and the drain of buck LS FET. Connect the inductor between SW1 and SW2. |
| ACN | 29 | I | Adapter Current-Sense Resistor, Negative Input – A 0.47-µF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. An optional 0.1-µF ceramic capacitor is placed from the ACN pin to PGND for common-mode filtering. |
| ACP | 30 | I | Adapter Current-Sense Resistor, Positive Input – A 0.47-μF ceramic capacitor is placed from ACN to ACP to provide differential-mode filtering. A 0.1-μF ceramic capacitor is placed from the ACP pin to PGND for common-mode filtering |
| NC | 31 | - | No Connect - Leave this pin floating, do not tie to PGND |
| 32 | | Р | Input Voltage Detection and Power - Connect a 1-µF capacitor from pin to PGND. Pin 33 is the input |
| VAC | VAC 33 | | bias to power the IC, and ACOV/ACUV resistor divider should be connected relative to pin 33. When Reverse Mode is enabled, pin 32 is regulated to VAC_REV. |
| ACUV | 34 | I | AC Undervoltage Comparator Input – Connect a resistor divider from VAC to PGND to program the undervoltage protection. When this pin falls below V _{REF_ACUV} , the device stops charging. The hardware limit for input voltage regulation reference is V _{ACUV_DPM} . The actual input voltage regulation is the higher of the pin-programmed value and the VAC_DPM register value. If ACUV programming is not used, pull this pin to VAC, do not leave floating. |
| ACOV | 35 | I | AC Overvoltage Comparator Input – Connect a resistor divider from VAC to PGND to program the overvoltage protection. When this pin rises above V _{REF_ACOV} , the device stops charging. If ACOV programming is not used, pull this pin to PGND, do not leave floating. |
| FSW_SYNC | 36 | I | Switching Frequency and Synchronization Input – An external resistor is connected to the FSW_SYNC pin and PGND to set the nominal switching frequency. This pin can also be used to synchronize the PWM controller to an external clock with 200-kHz to 600-kHz frequency. |
| Thermal Pad | 37 | Р | Exposed pad beneath the IC – Always solder the thermal pad to the board, and have vias on the thermal pad plane star-connecting to PGND and ground plane for high-current power converter. It also serves as a thermal pad to dissipate the heat. |



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | , | MIN | MAX | UNIT |
|------------------------|---|------|-----|------|
| Voltage | VAC, ACUV, ACOV, ACP, ACN, SRP, SRN, FB, FBG | -0.3 | 85 | V |
| Voltage | SW1, SW2 | -2 | 85 | V |
| Voltage | SW1, SW2 (40ns transient) | -4 | 85 | V |
| Voltage | PG | -0.3 | 40 | V |
| Voltage | BTST1, HIDRV1 with respect to SW1 | -0.3 | 14 | V |
| Voltage | BTST2, HIDRV2 with respect to SW2 | -0.3 | 14 | V |
| Voltage | DRV_SUP, LODRV1, LODRV2 | -0.3 | 14 | V |
| Voltage | ACP with respect to ACN, SRP with respect to SRN | -0.3 | 0.3 | V |
| Voltage | CE, FSW_SYNC, ICHG, ILIM_HIZ, INT, REGN, SCL, SDA, MODE, STAT1, STAT2, TS | -0.3 | 6 | V |
| Output Sink Current | CE, PG, STAT1, STAT2 | | 5 | mA |
| TJ | Junction temperature | -40 | 150 | °C |
| T _{stg} | Storage temperature | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| V | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | \/ |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾ | ±500 | V |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM MAX | UNIT |
|----------------------|--|------|---------|------|
| V _{AC} | Input voltage | 4.2 | 70 | V |
| V _{BAT} | Battery voltage | 0 | 70 | V |
| V _{DRV_SUP} | DRV_SUP pin direct drive voltage range | 4.0 | 12 | V |
| F _{SW} | Switching Frequency | 200 | 600 | kHz |
| TJ | Junction temperature | -40 | 125 | °C |
| T _A | Ambient temperature | -40 | 105 | °C |
| C _{VAC} | VAC capacitor | 1 | | μF |
| C _{IN} | Buck-boost input capacitance (minimum value after derating) | 160 | | μF |
| C _{OUT} | Buck-boost output capacitance (minimum value after derating) | 160 | | μF |
| C _{REGN} | REGN capacitor (nominal value before derating) | 4.7 | | μF |
| C _{DRV_SUP} | DRV_SUP capacitor (nominal value before derating) | 4.7 | | μF |
| L | Switched Inductor | 2.2 | 15 | μH |
| R _{DCR} | Inductor DC resistance | 1.75 | 60 | mΩ |

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

8



7.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|-----------------------|--|------------------|-----|-----|------|
| R _{AC_SNS} | Input current sense resistor | 0 ⁽¹⁾ | 5 | 10 | mΩ |
| R _{BAT_SNS} | Battery current sense resistor | | 5 | | mΩ |
| R _{ICHG} | ICHG programming pulldown resistor | 0.0(2) | | 100 | kΩ |
| R _{ILIM_HIZ} | ILIM_HIZ programming pulldown resistor | 0.0(3) | | 50 | kΩ |

- When R_{AC_SNS} is $0m\Omega,$ input current limit function is disabled
- When R_{ICHG} is pulled to GND, the hardware charge current limit is disabled, actual charge current is controlled by the ICHG_REG
- When R_{ILIM} HIZ is pulled to GND, the hardware input current limit is disabled, actual input current is controlled by the IAC_DPM register setting

7.4 Thermal Information

| | | BQ25756 | |
|-----------------------|--|---------|------|
| | THERMAL METRIC(1) | RRV | UNIT |
| | | 36 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance (JEDEC ⁽¹⁾) | 29.4 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 18.8 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 9.9 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 0.2 | °C/W |
| Ψ_{JB} | Junction-to-board characterization parameter | 9.8 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | 2.5 | °C/W |

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated



7.5 Electrical Characteristics

VAC = ACP = ACN = SYS = SRP = SRN = 28V, T_J = -40°C to +125°C, and T_J = 25°C for typical values (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|--|---|------------|-------|-------|-----------|
| QUIESCENT CUF | RRENTS | | | | | |
| | Quiescent battery current with | V _{BAT} = 28V, VAC = 0V, ADC_EN = 0, T _J < 105 °C | | 17 | | μA |
| I _{Q_BAT} | BATFET on (I _{SRN} + I _{SRP}) | V _{BAT} = 28V, VAC = 0V, ADC_EN = 1, T _J < 105 °C | | 500 | 700 | μA |
| I _{Q_VAC} | Quiescent input current (I _{VAC}) | Not switching | | 0.75 | 1 | mA |
| I _{Q_REV} | Quiescent battery current in Reverse mode (I _{SRN} + I _{SRP}) | Not switching | | 0.75 | 1 | mA |
| VAC / BAT POWE | R UP | | | | | |
| V _{VAC_OP} | VAC operating range | | 4.2 | | 70 | V |
| V _{VAC_OK} | VAC converter enable threshold | VAC rising, no battery | 4.2 | | | V |
| V _{VAC_OKZ} | VAC converter disable threshold | VAC falling, no battery | | | 3.5 | V |
| V _{REF_ACUV} | ACUV comparator threshold to enter VAC_UVP | V _{ACUV} falling | 1.095 | 1.1 | 1.106 | V |
| V _{REF_ACUV_HYS} | ACUV comparator threshold hysteresis | V _{ACUV} rising | | 50 | | mV |
| V _{VAC_INT_OV} | VAC internal threshold to enter VAC_OVP | IN rising | 72 | 74 | 76 | V |
| V _{VAC_INT_OVZ} | VAC internal thresholds to exit VAC_OVP | IN falling | 69 | 71 | 73 | V |
| V _{REF_ACOV} | ACOV comparator threshold to enter VAC_OVP | V _{ACOV} rising | 1.184 | 1.2 | 1.206 | V |
| V _{REF_ACOV_HYS} | ACOV comparator threshold hysteresis | V _{ACOV} falling | | 50 | | mV |
| CHARGE VOLTA | GE REGULATION | | | | | |
| V _{VFB_RANGE} | Feedback voltage range | | 1.504 | | 1.566 | V |
| V _{VFB_NOM} | Nominal feedback voltage | VFB_REG = 0x10 | | 1.536 | | V |
| V _{VFB_ACC} | Feedback voltage regulation accuracy | $T_J = 0$ °C to 85°C | -0.5 | | 0.5 | % |
| *VFB_ACC | r cousant voltage regulation accuracy | $T_J = -40$ °C to 125°C | -0.7 | | 0.7 | % |
| R _{FBG} | FBG resistance to PGND | I _{FBG} = 1mA | | 33 | 55 | Ω |
| FAST CHARGEC | URRENT REGULATION | | | | | |
| I _{CHG_REG_RANGE} | Charge current regulation range | | 0.4 | | 20 | Α |
| | | $R_{BAT_SNS} = 5m\Omega$, VBAT = 12V, 36V, 55V. | | 15 | | Α |
| | | ICHG_REG = 0x012C | -3 | | 3 | % |
| laura === | I ² C setting charge current regulation | $R_{BAT_SNS} = 5m\Omega$, VBAT = 12V, 36V, 55V. | | 5 | | Α |
| CHG_REG_ACC | accuracy | ICHG_REG = 0x0064 | -3 | | 3 | % |
| | | $R_{BAT SNS} = 5m\Omega$, VBAT = 12V, 36V, 55V. | | 2 | | Α |
| | | ICHG_REG = 0x0028 | - 5 | | 5 | % |
| K _{ICHG} | Hardware charge current limit set factor (Amperes of charge current per $k\Omega$ on ICHG pin) | R_{BAT_SNS} = 5mΩ, R_{ICHG} = 10kΩ, 5kΩ, and 3.33kΩ | 48 | 50 | 52 | A x kΩ |
| V _{REF_ICHG} | ICHG pin voltage when ICHG pin is in regulation | | | 2.0 | | V |
| PRE-CHARGE C | JRRENT REGULATION | | | | | |
| I _{PRECHG_RANGE} | Precharge current regulation range | V _{FB} < V _{BAT_LOWV} * V _{VFB_REG} | 0.25 | | 10 | Α |

English Data Sheet: SLUSEN5



VAC = ACP = ACN = SYS = SRP = SRN = 28V, T_J = -40°C to +125°C, and T_J = 25°C for typical values (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------|---|--|------|-------|------|-----------|
| | | $R_{BAT~SNS} = 5m\Omega, V_{FB} < V_{BAT~LOWV}$ * | | 3.0 | | Α |
| | | V_{VFB_REG} . IPRECHG = $0x00\overline{3}$ C | -4 | | 4 | % |
| l==== | I ² C setting precharge current accuracy | $R_{BAT_SNS} = 5m\Omega$, $V_{FB} < V_{BAT_LOWV}$ * | | 1.0 | | Α |
| PRECHG_ACC | | V_{VFB_REG} . IPRECHG[1:0] = 0x0014 | -10 | | 10 | % |
| | | $R_{BAT_SNS} = 5m\Omega, V_{FB} < V_{BAT_LOWV} *$ | | 0.50 | | Α |
| | V_{VFB_REG} . IPRECHG[1:0] = $0\bar{x}0000A$ | | -30 | | 30 | % |
| CHARGE TERMI | NATION | | 1 | | | |
| I _{TERM_RANGE} | Termination current range | $V_{FB} = V_{VFB_REG}$ | 0.25 | | 10 | Α |
| | | $R_{BAT_SNS} = 5m\Omega$, VBAT = 12V, 36V, | | 1.5 | | Α |
| | | 55V ITERM = 0x001E | -7 | | 7 | % |
| I _{TERM ACC} | Termination current accuracy | $R_{BAT_SNS} = 5m\Omega$, VBAT = 12V, 36V, 55V. | | 0.50 | | Α |
| TERW_ACC | | TIERM = UXUUUA | -20 | | 20 | % |
| | | $R_{BAT_SNS} = 5m\Omega$, VBAT = 12V, 36V, 55V. | | 0.250 | _ | Α |
| | | ITERM = 0x0005 | -50 | | 50 | % |
| BATTERY VOLTA | AGE COMPARATORS | I | | | | |
| V _{BAT_SHORT} | Trickle charge to pre-charge transition | | 2.8 | 3 | 3.2 | V |
| | Pre-charge to trickle charge transition | V _{SRN} falling | 2.2 | 2.4 | 2.6 | V |
| V_{BAT_LOWV} | Pre-charge to fast-charge transition | V _{FB} rising, as percentage of V _{FB_REG} , VBAT_LOWV[2:0] = 3 | 69.0 | 71.7 | 73.8 | % |
| | | V_{FB} rising, as percentage of V_{FB_REG} , VBAT_LOWV[2:0] = 2 | 64.3 | 66.7 | 69.0 | % |
| | | V _{FB} rising, as percentage of V _{FB_REG} , VBAT_LOWV[2:0] = 1 | 52 | 55 | 58 | % |
| | | V _{FB} rising, as percentage of V _{FB_REG} , VBAT_LOWV[2:0] = 0 | 27 | 30 | 33 | % |
| V _{BAT_LOWV_HYS} | BAT_LOWV hysteresis | | | 5 | | % |
| | Battery recharge threshold for Li-lon and LiFePO ₄ | V _{FB} falling, as percentage of V _{FB_REG} , VRECHG[1:0] = 3 | | 97.6 | | % |
| | | V _{FB} falling, as percentage of V _{FB_REG} , VRECHG[1:0] = 2 | | 95.2 | | % |
| V _{RECHG} | | V _{FB} falling, as percentage of V _{FB_REG} , VRECHG[1:0] = 1 | | 94.3 | | % |
| | | V _{FB} falling, as percentage of V _{FB_REG} , VRECHG[1:0] = 0 | | 93.0 | | % |
| INPUT CURRENT | regulation | | | | | |
| | | D = 2m0 IAC DDM = 0::00AC | | 20 | | Α |
| | | $R_{AC_SNS} = 2m\Omega$, IAC_DPM = 0x00A0 | -3 | | 3 | % |
| I _{IREG_DPM_ACC} | I ² C setting input current regulation | P 2mO IAC DDM - 0v0050 | | 10 | | Α |
| | accuracy in forward mode | $R_{AC_SNS} = 2m\Omega$, IAC_DPM = 0x0050 | -4 | | 4 | % |
| | | R. a. a. a. = 2mO IAC DPM - 0v0028 | | 5.0 | | Α |
| | | $R_{AC_SNS} = 2m\Omega$, IAC_DPM = 0x0028 | -7 | | 7 | % |
| K _{ILIM} | Hardware input current limit set factor (Amperes of input current per kΩ on ILIM_HIZ pin) | R_{AC_SNS} = 2mΩ, R_{ILIM} = 5kΩ, 2.5kΩ, and 1.67kΩ | 48 | 50 | 52 | A x kΩ |
| V _{REF_ILIM_HIZ} | ILIM_HIZ pin voltage when ILIM_HIZ pin is in regulation | | | 2.0 | | V |

English Data Sheet: SLUSEN5

VAC = ACP = ACN = SYS = SRP = SRN = 28V, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

| noted) | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------------------|---|---|--------|--------|--------|--------|
| V _{IH_ILIM_HIZ} | ILIM_HIZ input high threshold to enter HIZ mode | V _{ILIM_HIZ} rising | 3.7 | | | V |
| INPUT VOLTAGE | REGULATION | | | | | |
| V _{VREG_DPM_RANGE} | Input voltage DPM regulation range | | 4.2 | | 65 | V |
| | I ² C setting input voltage regulation | VAC DDM - 0:0700 | | 38 | | V |
| V _{VREG_DPM_ACC} | accuracy | VAC_DPM = 0x076C | -2 | | 2 | % |
| | | VAC DPM = 0x04E2 | | 25 | | V |
| V _{VREG_DPM_ACC} | I ² C setting input voltage regulation | | -2 | | 2 | % |
| VII.EO_DI III_7100 | accuracy in forward mode | VAC_DPM = 0x03B6 | | 19 | | V |
| | A CLIN/ min walka na wika ni in MDDM | | -2 | - | 2 | % |
| V_{ACUV_DPM} | ACUV pin voltage when in VDPM regulation | | 1.198 | 1.210 | 1.222 | V |
| REVERSE MODE | VOLTAGE REGULATION | | | | | |
| V _{REV_RANGE} | VAC Voltage regulation range in Reverse mode | | 3.3 | | 65 | V |
| V | Voltage regulation accuracy in | VAC REV = 0x0960 | | 48 | | V |
| V _{REV_ACC} | Reverse mode | VAC_ILEV = 0x0900 | -2 | | 2 | % |
| | | VAC_REV = 0x0578 | | 28 | | V |
| V _{REV_ACC} | VAC Voltage regulation accuracy in Reverse mode | VAC_REV = 0x02EE | -2 | | 2 | % |
| | | | | 15 | | V |
| | Reverse mode | VAC_REV = 0x00FA | -2 | | 2 | % |
| | | | -2 | 5 | 2 | V % |
| DEVEDSE MODE | CURRENT REGULATION | | -2 | | | 70 |
| REVERSE WODE | CORRENT REGULATION | | | 20 | | Α |
| | Input current regulation accuracy in | $R_{AC_SNS} = 2m\Omega$, IAC_REV = 0x00A0 | -3.5 | | 3.5 | % |
| I _{IREV_ACC} | Input current regulation accuracy in Reverse mode | | | 5.0 | | Α |
| | | $R_{AC_SNS} = 2m\Omega$, IAC_REV = 0x0028 | -5.5 | | 5.5 | % |
| CHARGE MODE | BATTERY-PACK NTC MONITOR | | | | | |
| V _{T1_RISE} | TS pin voltage rising T1 threshold, charge suspended above this voltage. | As Percentage to REGN, TS_T1=0°C w/ 103AT | 72.75 | 73.25 | 73.85 | % |
| V _{T1_FALL} | TS pin voltage falling T1 threshold, charge re-enabled below this voltage. | As Percentage to REGN, TS_T1=0°C w/ 103AT | 71.5 | 72 | 72.5 | % |
| V _{T2_RISE} | TS pin voltage rising T2 threshold, charge back to reduced ICHG above this voltage | As Percentage to REGN, TS_T2=10°C w/ 103AT | 67.75 | 68.25 | 68.75 | % |
| V _{T2_FALL} | TS pin voltage falling T2 threshold. Charge back to normal below this voltage | As Percentage to REGN, TS_T2=10°C w/ 103AT | 66.45 | 66.95 | 67.45 | % |
| V _{T3_FALL} | TS pin voltage falling T3 threshold, charge to ICHG and reduced V _{FB_REG} below this voltage. | As Percentage to REGN, TS_T3=45°C w/ 103AT | 44.25 | 44.75 | 45.25 | % |
| V _{T3_RISE} | TS pin voltage rising T3 threshold. Charge back to normal above this voltage. | As Percentage to REGN, TS_T3=45°C w/ 103AT | 45.55 | 46.05 | 46.55 | % |
| V _{T5_FALL} | TS pin voltage falling T5 threshold, charge suspended below this voltage | As Percentage to REGN, TS_T5=60°C w/ 103AT | 33.875 | 34.375 | 34.875 | % |



VAC = ACP = ACN = SYS = SRP = SRN = 28V, T_J = -40°C to +125°C, and T_J = 25°C for typical values (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------|---|---|--------|--------|--------|------|
| V _{T5_RISE} | TS pin voltage rising T5 threshold. Charge back to ICHG and reduced V _{FB_REG} above this voltage. | As Percentage to REGN, TS_T5=60°C w/ 103AT | 35 | 35.5 | 36 | % |
| REVERSE MOD | E BATTERY-PACK NTC MONITOR | | | | | |
| V _{BCOLD_RISE} | TS pin voltage rising TCOLD threshold. Reverse mode suspended above this voltage | As Percentage to REGN (BCOLD = -20°C w/ 103AT) | 79.45 | 80.0 | 80.55 | % |
| V _{BCOLD_RISE} | TS pin voltage rising TCOLD threshold. Reverse mode suspended above this voltage | As Percentage to REGN (BCOLD = -10°C w/ 103AT) | 76.65 | 77.15 | 77.65 | % |
| V _{BCOLD_FALL} | TCOLD comparator falling threshold. | As Percentage to REGN (–20°C w/ 103AT) | 78.2 | 78.7 | 79.2 | % |
| V _{BCOLD_FALL} | TCOLD comparator falling threshold. | As Percentage to REGN (-10°C w/ 103AT) | 75.5 | 75.6 | 76.5 | % |
| V _{BHOT_FALL} | TS pin voltage falling THOT threshold. Reverse mode suspends below this voltage | As Percentage to REGN, (BHOT = 55°C w/ 103AT) | 37.2 | 37.7 | 38.2 | % |
| V _{BHOT_FALL} | TS pin voltage falling THOT threshold. Reverse mode suspends below this voltage | As Percentage to REGN, (BHOT = 60°C w/ 103AT) | 33.875 | 34.375 | 34.875 | % |
| V _{BHOT_FALL} | TS pin voltage falling THOT threshold. Reverse mode suspends below this voltage | As Percentage to REGN, (BHOT 65°C w/ 103AT) | 30.75 | 31.25 | 31.75 | % |
| V _{BHOT_RISE} | TS pin voltage rising THOT threshold. Reverse mode allowed above this voltage | As Percentage to REGN, (BHOT = 55°C w/ 103AT) | 38.5 | 39.0 | 39.95 | % |
| V _{BHOT_RISE} | TS pin voltage rising THOT threshold. Reverse mode allowed above this voltage | As Percentage to REGN, (BHOT = 60°C w/ 103AT) | 35 | 35.5 | 36 | % |
| V _{BHOT_RISE} | TS pin voltage rising THOT threshold. Reverse mode allowed above this voltage | As Percentage to REGN, (BHOT 65°C w/ 103AT) | 32.0 | 32.5 | 33.0 | % |
| BATTERY CHAI | RGER PROTECTION | | | | | |
| V _{BAT_OV} | Battery overvoltage threshold | V _{FB} rising, as percentage of V _{FB_REG} | 102.5 | 104 | 105.5 | % |
| V _{BAT_OVZ} | Battery overvoltage falling threshold | V _{FB} falling, as percentage of V _{FB_REG} | 100.5 | 102 | 103.5 | % |
| V _{ICHG_OC} | Battery charge over-current threshold | V _{SRP} - V _{SRN} rising | 120 | | 170 | mV |
| THERMAL SHU | TDOWN | | | | | |
| т | Thermal shutdown rising threshold | Temperature increasing | | 150 | | °C |
| T _{SHUT} | Thermal shutdown falling threshold | Temperature decreasing | | 135 | | °C |
| REGN REGULA | TOR AND GATE DRIVE SUPPLY (DRV_S | SUP) | | | | |
| \/ | REGN LDO output voltage | IREGN = 20mA | 4.8 | 5 | 5.2 | V |
| V_{REGN} | REGIN EDO output voltage | VAC = 5V, IREGN = 20mA | 4.35 | 4.6 | | V |
| I _{REGN} | REGN LDO current limit | VREGN = 4.5V | 70 | | | mA |
| V _{REGN_OK} | REGN OK threshold to allow switching | REGN rising | | 3.55 | | V |
| V _{DRV_UVPZ} | DRV_SUP under-voltage threshold to allow switching | DRV_SUP rising | | | 3.7 | V |
| V _{DRV_OVP} | DRV_SUP over-voltage threshold to disable switching | DRV_SUP rising | 12.8 | 13.2 | 13.6 | V |
| POWER-PATH I | MANAGER | | | | | |
| I _{AC_LOAD} | VAC discharge load current | | 16 | | | mA |
| I _{BAT_LOAD} | Battery (SRN) discharge load current | | 16 | | | mA |
| | | ı. | | | | |



VAC = ACP = ACN = SYS = SRP = SRN = 28V, T_J = -40°C to +125°C, and T_J = 25°C for typical values (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------|--|---|--------|-------|-------|------|
| SWITCHING FRE | QUENCY AND SYNC | | | | | |
| | | $R_{FSW SYNC} = 133k\Omega$ | 212 | 250 | 288 | kHz |
| f _{SW} | Switching Frequency | $R_{FSW SYNC} = 50k\Omega$ | 425 | 500 | 575 | kHz |
| V _{IH_SYNC} | FSW_SYNC input high threshold | T-G-SYNC CONST | 1.3 | | | V |
| V _{IL_SYNC} | FSW SYNC input low threshold | | 1.0 | | 0.4 | V |
| PW _{SYNC} | FSW_SYNC input pulse width | | 80 | | 0.4 | ns |
| PWM DRIVERS | 1 GW_GTNG input pulse width | | | | | 113 |
| | Buck side high-side turnon resistance | V _{BTST1} - V _{SW1} = 5V | | 3.4 | | Ω |
| R _{HIDRV1_ON} | Buck side high-side turnoff resistance | V _{BTST1} - V _{SW1} = 5V | | 1.0 | | Ω |
| V _{BTST1_REFRESH} | Bootstrap refresh comparator threshold voltage | BTST1 falling, V _{BTST1} - V _{SW1} when low-side refresh pulse is requested | 2.7 | 3.1 | 3.9 | V |
| R _{LODRV1_ON} | Buck side low-side turnon resistance | VREGN = 5V | | 3.4 | | Ω |
| R _{LODRV1} OFF | Buck side low-side turnoff resistance | VREGN = 5V | | 1.0 | | Ω |
| t _{DT1} | Buck side dead time, both edges | VILEN OV | | 45 | | ns |
| R _{HIDRV2_ON} | Boost side high-side turnon resistance | V _{BTST2} - V _{SW2} = 5V | | 3.4 | | Ω |
| R _{HIDRV2_OFF} | Boost side high-side turnoff resistance | V _{BTST2} - V _{SW2} = 5V | | 1.0 | | Ω |
| V _{BTST2_REFRESH} | Bootstrap refresh comparator threshold voltage | BTST2 falling, V _{BTST2} - V _{SW2} when low-side refresh pulse is requested | 2.7 | 3.1 | 3.9 | V |
| R _{LODRV2} ON | Boost side low-side turnon resistance | VREGN = 5V | | 3.4 | | Ω |
| R _{LODRV2_OFF} | Boost side low-side turnoff resistance | VREGN = 5V | | 1.0 | | Ω |
| t _{DT2} | Boost side dead time, both edges | | - | 45 | | ns |
| ANALOG-TO-DIG | GITAL CONVERTER (ADC) | | - | | | |
| | | ADC_SAMPLE[1:0] = 00 | | 24 | | ms |
| t _{ADC CONV} | Conversion-time, each measurement | ADC_SAMPLE[1:0] = 01 | | 12 | | ms |
| _ | | ADC_SAMPLE[1:0] = 10 | | 6 | | ms |
| | | ADC_SAMPLE[1:0] = 00 | 14 | 15 | | bits |
| ADC _{RES} | Effective resolution | ADC_SAMPLE[1:0] = 01 | 13 | 14 | | bits |
| | | ADC_SAMPLE[1:0] = 10 | 12 | 13 | | bits |
| ADC MEASUREN | MENT RANGE AND LSB | | | | | |
| | Input current ADC reading (positive or | Range with 2mΩ R _{AC SNS} | -50000 | | 50000 | mA |
| I _{AC_ADC} | negative) | LSB with 2mΩ R _{AC SNS} | - | 2 | | mA |
| | Battery current ADC reading (positive | Range with 5mΩ R _{BAT SNS} | -20000 | | 20000 | mA |
| I _{BAT_ADC} | or negative) | LSB with 5mΩ R _{BAT SNS} | - | 2 | | mA |
| | | Range | 0 | | 65534 | mV |
| V _{AC_ADC} | Input voltage ADC reading | LSB | | 2 | | mV |
| | | Range | 0 | | 65534 | mV |
| V_{BAT_ADC} | Battery voltage ADC reading | LSB | | 2 | | mV |
| | TS voltage ADC reading, as | Range | 0 | | 99.9 | % |
| TS _{ADC} | percentage of REGN | LSB | | 0.098 | | % |
| | | Range | 0 | | 2047 | mV |
| V_{FB_ADC} | FB voltage ADC reading | LSB | | 1 | | mV |
| I ² C INTERFACE (| SCL SDA) | | | | | |



VAC = ACP = ACN = SYS = SRP = SRN = 28V, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
|-----------------------|--|--------------------|-----|---------|------|
| V _{IH} | Input high threshold level | | 1.3 | | V |
| V _{IL} | Input low threshold level | | | 0.4 | V |
| V _{OL} | Output low threshold level | Sink current = 5mA | | 0.4 | V |
| I _{IN_BIAS} | High-level leakage current | Pull up rail 3.3V | | 1 | μA |
| LOGIC I/O PIN (C | E, PG , STAT1, STAT2) | | | | • |
| V _{IH} | Input high threshold level (CE) | | 1.3 | | V |
| V _{OL} | Output low threshold level ($\overline{\text{CE}}$, $\overline{\text{PG}}$, STAT1, STAT2) | Sink current = 5mA | | 0.4 | V |
| V _{IL} | Input low threshold level (CE) | | | 0.4 | V |
| I _{OUT_BIAS} | High-level leakage current (CE, PG, STAT1, STAT2) | Pull up rail 3.3V | | 1 | μА |


7.6 Timing Requirements

| | | MIN | NOM | MAX | UNIT |
|----------------------------|---|------|-----|------|------|
| VAC / BAT POWER U | JP | | | | |
| t _{ACOV_DGL} | Enter ACOV deglitch time, ACOV rising | | 100 | | μs |
| t _{ACOVZ_DGL} | Exit ACOV deglitch time, ACOV falling | | 12 | | ms |
| t _{ACUV_DGL} | Enter ACUV deglitch time, ACUV falling | | 100 | | μs |
| t _{ACUVZ_DGL} | Exit ACUV deglitch time, ACUV rising | | 12 | | ms |
| BATTERY CHARGE | ₹ | | | | |
| t _{TERM_DGL} | Deglitch time for charge termination, V _{SRP} - V _{SRN} falling | | 220 | | ms |
| t _{RECHG_DGL} | Deglitch time for recharge threshold, VFB falling | | 200 | | ms |
| t _{PRECHG} | Pre-charge safety timer accuracy | 1.7 | 2 | 2.3 | hr |
| t _{SAFETY} | Fast-charge safety timer accuracy, CHG_TMR = 8hr | 6.8 | 8 | 9.2 | hr |
| t _{TOPOFF} | Top-off timer accuracy, TOPOFF_TMR = 30 min | 25.5 | 30 | 34.5 | min |
| t _{CV_TIMER} | CV timer accuracy, CV_TMR = 10hr | 8.5 | 10 | 11.5 | hr |
| BATTERY-PACK NTO | C MONITOR | | | | |
| t _{TS_DGL} | Deglitch time for TS threshold crossing | | 25 | | ms |
| MPPT TIMERS | · | | | | |
| t _{P_AND_O} | Perturb and Observe timer accuracy, P_AND_O_TMR = 1 s | 0.85 | 1 | 1.15 | s |
| t _{FULL_SWEEP} | Full Panel Sweep timer accuracy, FULL_SWEEP_TMR = 10 min | 8.5 | 10 | 11.5 | min |
| I ² C INTERFACE | | | | 1 | |
| f _{SCL} | SCL clock frequency | | | 1000 | kHZ |
| DIGITAL CLOCK AN | D WATCHDOG | | | | |
| t _{LP_WDT} | I ² C Watchdog reset time (EN_HIZ = 1, WATCHDOG[1:0] = 160s) | 100 | 160 | | s |
| t _{WDT} | I ² C Watchdog reset time (EN_HIZ = 0, WATCHDOG[1:0] = 160s) | 130 | 160 | | s |



7.7 Typical Characteristics


 C_{VAC} = 160 μ F, C_{OUT} = 160 μ F, f_{SW} = 250 kHz, L = 10 μ H, T_A = 25°C (unless otherwise specified)





7.7 Typical Characteristics (continued)


 C_{VAC} = 160 μ F, C_{OUT} = 160 μ F, f_{SW} = 250 kHz, L = 10 μ H, T_A = 25°C (unless otherwise specified)





7.7 Typical Characteristics (continued)

 C_{VAC} = 160 μ F, C_{OUT} = 160 μ F, f_{SW} = 250 kHz, L = 10 μ H, T_A = 25°C (unless otherwise specified)






図 7-12. Reverse Mode Output Voltage Accuracy vs VAC_REV Setting



8 Detailed Description

8.1 Overview

The BQ25756 is a wide input voltage, Li-Ion, Li-polymer, LiFePO₄ bi-directional switched-mode buck-boost battery charge controller. The device offers high-efficiency battery charging over a wide voltage range with accurate and programmable charge current and charge voltage regulation, in addition to automatic charge preconditioning, termination, and charge status indication. The device integrates all the loop compensation and 5-V gate drivers for the buck-boost converter, thereby providing a high density solution with ease of use. The switching frequency of the device can be programmed or forced to follow an external clock frequency via the FSW_SYNC pin. While switching under light-load the device offers an optional Pulse Frequency Modulation (PFM) mode to increase efficiency. The charger has a digital state machine that advances the charger's states as the converter analog feedback loops hand off control to each other. It also manages the fault protection comparators. The loops regulate and comparators compare against reference values in the I²C registers, unless clamped by external resistors.

Besides the I²C host-controlled charging mode, the device also supports autonomous charging mode via resistor programmable limits. Input current, charge current and charge voltage regulation targets can be changed via the ILIM_HIZ, ICHG, and FB pins, respectively. The device can complete a charging cycle without any software intervention. Charging function is controlled via the $\overline{\text{CE}}$ pin.

For Li-lon and LiFePO₄ chemistries, the device checks battery voltage and charges the battery in different phases accordingly: trickle charging, pre-charging, constant current (CC) charging and constant voltage (CV) charging. At the end of the charging cycle, the charger automatically terminates when the charge current is below the termination current limit in the constant voltage phase. When the full battery falls below the recharge threshold, the charger automatically starts a new charge cycle.

The input operating window is programmed via the ACUV and ACOV pins. When the input voltage is outside the programmed window, the device automatically stops the charger, and the \overline{PG} pin pulls HIGH.

The charger provides various safety features for battery charging and system operation, including battery temperature negative thermistor (NTC) monitoring, charge timers and over-voltage/over-current protections on battery and input. The thermal shutdown prevents charging when the junction temperature exceeds the T_{SHUT} limit.

The device supports buck-boost reverse power direction to deliver power from the battery to the input when the adapter is not present. In reverse mode, the regulation voltage and current can be programmed via the I²C interface (VAC_REV and IAC_REV) to provide a CC/CV profile supporting the USB-PD Extended Power Range (EPR).

The device has three status pins (STAT1, STAT2, and \overline{PG}) to indicate the charging status and input voltage status. These pins can be used to drive LEDs or communicate with a host processor. If needed, these pins can also be used as general purpose indicators and their status controlled directly by the I²C interface. In addition, the \overline{CE} pin can also be used as a general purpose indicator. The \overline{INT} pin immediately notifies host when the device status changes, including faults.


The device also provides a 16-bit analog-to-digital converter (ADC) for monitoring input current, charge current and input/battery/thermistor voltages (IAC, IBAT, VAC, VBAT, TS).

Product Folder Links: BQ25756

The device comes with a 36-pin 5-mm × 6-mm QFN package with 0.5-mm pin pitch.



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Device Power-On-Reset

The internal bias circuits are powered from either VAC or SRN. When VAC rises above V_{VAC_OK} , charging is allowed. When BAT rises above 3 V, reverse mode operation is allowed.

A POR occurs when one of these supplies rises above its corresponding V_{OK} level, while the other supply is below its corresponding V_{OK} level. After the POR, I^2C interface is ready for communication and all the registers are reset to default value. The host can access all the registers after POR.

8.3.2 Device Power-Up From Battery Without Input Source

If only battery is present and the voltage is above 3-V threshold, the device is ready for I²C communication , and the converter is ready to start operation in reverse mode. The REGN LDO stays off to minimize the quiescent current. The ADC can be used to monitor all system parameters.

8.3.3 Device Power Up from Input Source

When a valid input source (V_{VAC_OK} < VAC and VAC within the ACUV and ACOV operating window) is detected, the \overline{PG} pin pulls LOW. If charging is enabled, the device proceeds to enable the REGN LDO and power up the buck-boost converter.

8.3.3.1 VAC Operating Window Programming (ACUV and ACOV)

The VAC operating window can be programmed via the ACUV and ACOV pins using a three-resistor divider from VAC to PGND as shown in № 8-1.




図 8-1. ACUV and ACOV Programming

When V_{ACUV} falls and reaches V_{ACUV_DPM} , the device enters input voltage regulation, thereby reducing the charge current. V_{ACUV} continues falling below V_{REF_ACUV} , the device automatically stops the converter and the \overline{PG} pin pulls high.

System Note: if VAC_DPM register is programmed to a value higher than POR, the device regulates the VAC voltage to the higher of VAC_DPM register or V_{ACUV_DPM} pin voltage. Refer to $t = 2 \cdot 2 \cdot 3 \cdot 3 \cdot 5 \cdot 1 \cdot 2$ for more information.

When V_{ACOV} rises above $V_{REF-ACOV}$, the device automatically stops the converter and the \overline{PG} pin pulls high.

The following equations govern the relationship between the resistor divider and the target operating voltage window programmed by ACOV and ACUV pins:

$$V_{ACOV_TARGET} = V_{REF_ACOV} \times \frac{R_{AC1} + R_{AC2} + R_{AC3}}{R_{AC3}}$$
(1)

$$V_{ACUV_TARGET} = V_{REF_ACUV} \times \frac{R_{AC1} + R_{AC2} + R_{AC3}}{R_{AC2} + R_{AC3}}$$
(2)

If unused, tie ACUV to VAC and ACOV to PGND in order to apply the internal VAC operating window (V_{VAC OP}).

8.3.3.2 REGN Regulator (REGN LDO)

The REGN LDO regulator provides a regulated bias supply for the IC and the TS external resistors. Additionally, REGN voltage can be used to drive the buck-boost switching FETs directly by tying the DRV_SUP pin to REGN. The pull-up rail of \overline{PG} , STAT1, and STAT2 can be connected to REGN as well. The REGN LDO is enabled when below conditions are valid:

- 1. VAC voltage above $V_{VAC\ OK}$ and charge is enabled in forward mode.
- 2. BAT voltage above 3 V in Reverse mode and Reverse Mode is enabled (EN_REV = 1)

At high input voltages and/or large gate drive requirements, the power loss from gate driving via the REGN LDO can be excessive. This power for the gate drivers can be provided externally by directly driving the DRV_SUP pin with a high efficiency supply ranging from 4.5 V to 12 V. This supply should be able to provide at least 50 mA or more as required to drive the switching FET gate charge.

The power dissipation for driving the gates via the REGN LDO is: $P_{REGN} = (VAC - V_{REGN}) \times Q_{G(TOT)1,2,3,4} \times f_{SW}$, where $Q_{G(TOT)1,2,3,4}$ is the sum of the total gate charge for all switching FETs and f_{SW} is the programmed switching frequency. The Safe Operating Area (SOA) below is based on a 1-W power loss limit.




図 8-2. REGN LDO Safe Operating Area (SOA)

8.3.3.3 Compensation-Free Buck-Boost Converter Operation

The device integrates all the loop compensation, thereby providing a high density solution with ease of use. At startup, the device toggles the SW node for about 40 ms to determine the correct compensation values for a given set of passives. If the battery is above VBAT LOWV, then SW2 is toggled. SW1 is toggled otherwise.

The charger employs a synchronous buck-boost converter that allows charging from a wide range of input voltage sources. The charger operates in buck, buck-boost or boost mode. The converter can operate uninterruptedly and continuously across the three operation modes. During buck-boost mode, the converter alternates a SW1 pulse with a SW2 pulse, with effective switching frequency interleaved among these pulses for highest efficiency operation.

During boost mode operation, the HS FET is forced to turn on for 225 ns in each switching cycle to ensure inductor energy is delivered to the output, effectively limiting the maximum boosting ratio. For example, when device is configured to switch at 500 kHz, the switching period is 2 μ s, yielding a duty cycle limit of (1 - 0.225 μ s/2 μ s) = 88.75%. Given a 5-V input, this translates to a maximum 44-V output assuming 100% efficiency. The true output will be lower than this ideal limit. At lower switching frequencies, the maximum duty cycle increases, making the limitation less significant.

表 8-1. Switching MOSFET Operation

| MODE | BUCK | BUCK-BOOST | BOOST |
|--------------|------------------------------|---|------------------------------|
| HS BUCK FET | Switching at f _{SW} | Switching (f _{SW} interleaved between SW1 and SW2) | ON |
| LS BUCK FET | Switching at f _{SW} | Switching (f _{SW} interleaved between SW1 and SW2) | OFF |
| LS BOOST FET | OFF | Switching (f _{SW} interleaved between SW1 and SW2) | Switching at f _{SW} |
| HS BOOST FET | ON | Switching (f _{SW} interleaved between SW1 and SW2) | Switching at f _{SW} |

8.3.3.3.1 Light-Load Operation

In order to improve converter light-load efficiency, the device switches to Pulse Frequency Modulation (PFM) control at light load when the EN_PFM bit is set to 1. The effective switching frequency will decrease accordingly when output load decreases.

EN_PFM bit is automatically cleared to 0 every time the converter starts and a valid SYNC clock input is detected on the FSW_SYNC pin, thereby ensuring fixed frequency operation regardless of output current. The bit can be overwritten to 1 to allow PFM after startup even when SYNC signal is present.

Light-load PFM mode can be disabled by clearing the EN_PFM bit. In this case, the device switches in PWM mode at a fixed switching frequency. It is recommended to disable PFM mode (EN_PFM = 0) when termination is enabled and set lower than 2 A.

8.3.3.4 Switching Frequency and Synchronization (FSW SYNC)

The device switching frequency can be programmed between 200 kHz to 600 kHz using a resistor from the FSW SYNC pin to PGND. The R_{ESW} resistor is related to the nominal switching frequency (f_{SW}) by the equation:

$$R_{FSW} = \frac{1}{10 \times \left(f_{SW} \times 5 \times 10^{-12} - 500 \times 10^{-9}\right)}$$
(3)

This pin must be pulled to PGND using a R_{FSW} , do not leave floating. In addition to programming the nominal switching frequency, the FSW_SYNC pin can also be used to synchronize the internal oscillator to an external clock signal. The synchronization feature works over the same range as the switching frequency: 200-kHz to 600-kHz range.

表 8-2. Common R_{FSW} and Switching Frequency Values

| χο 2. σοπιποπ τέξω απα συπεσιπής ποσαστισή ταιασσ | | | | | |
|---|--|--|--|--|--|
| SWITCHING FREQUENCY (kHz) | | | | | |
| 200 | | | | | |
| 250 | | | | | |
| 300 | | | | | |
| 350 | | | | | |
| 400 | | | | | |
| 450 | | | | | |
| 500 | | | | | |
| 550 | | | | | |
| 600 | | | | | |
| | | | | | |

8.3.3.5 Device HIZ Mode

When a valid input supply is present, it is possible to force the device into HIZ Mode which disables switching, disables REGN LDO. The system load is provided by the battery in this mode. The charger enters HIZ Mode when EN_HIZ bit is set to 1 or the ILIM_HIZ pin is pulled above $V_{IH\ ILIM\ HIZ}$ (refer to $true{true} > true{true} > true$



If the device is operating in reverse mode with the converter turned on, and the device enters HIZ mode (EN_HIZ bit is set to 1 or ILIM_HIZ pin is pulled above $V_{IH_ILIM_HIZ}$), switching stops. Once HIZ mode condition is cleared by the host, the device resumes reverse mode operation.

The device exits HIZ Mode when the EN_HIZ bit is cleared to 0 or the ILIM_HIZ pin is pulled below 0.4 V.

8.3.4 Battery Charging Management

The device charges 1-cell up-to 14-cell Li-lon batteries and 1-cell up-to 16-cell LiFePO₄ batteries. The charge cycle is autonomous and requires no host interaction.

8.3.4.1 Autonomous Charging Cycle

When battery charging is enabled (EN_CHG bit =1 and $\overline{\text{CE}}$ pin is LOW), the device autonomously completes a charging cycle without host involvement. The device charging parameters can be set by hardware through the FB pin to set regulation voltage and the ICHG pin to set charging current. The host can always control the charging operation and optimize the charging parameters by writing to the corresponding registers through I²C.

表 8-3. Li-lon & LiFePO₄ Charging Parameter Default Settings

| PARAMETER | VALUE | |
|---|---|--|
| Charge Stages | $ \begin{array}{c} Precharge \to Fast \; Charge \; (CC) \to Taper \; Charge \; (CV) \to \\ Termination \to Recharge \end{array} $ | |
| FB Voltage Regulation Target (VFB_REG) | 1.536 V | |
| Battery Low Voltage (VBAT_LOWV) | 66.7% x VFB_REG = 1.0245 V | |
| Recharge Voltage (VRECHG) | 97.6% x VFB_REG =1.4991 V | |
| Charging Current HW Limit (ICHG pin) | ICHG = K _{ICHG} / R _{ICHG} | |
| Pre-Charge Current HW Limit (ICHG pin) | 20% x ICHG | |
| Termination Current HW Limit (ICHG pin) | 10% x ICHG | |
| CV Timer | Disabled | |
| NTC Temperature Profile | JEITA | |
| Safety Timer | 12 hours | |

A new charge cycle starts when the following conditions are valid:

- VAC is within the ACUV and ACOV operating window
- Device is not in HIZ mode (EN_HIZ = 0 and ILIM_HIZ pin voltage is below V_{IH ILIM HIZ})
- REGN is above V_{REGN OK}
- Battery charging is enabled (EN_CHG = 1 and CE pin is LOW)
- · No thermistor fault on TS
- No safety timer fault

For lithium-ion battery charging, the charger device automatically terminates the charging cycle when the charging current is below termination threshold, charge voltage is above recharge threshold, and device is not in DPM mode. When a full battery voltage is discharged below recharge threshold (threshold selectable via VRECHG[1:0] bits), the device automatically starts a new charging cycle. After the charge is done, toggle either $\overline{\text{CE}}$ pin or EN_CHG bit can initiate a new charging cycle. In addition, the device offers a dedicated CV timer to stop the charging after a programmable period (CV_TMR bits) in CV mode, regardless of the charge current value.

The status register (CHARGE STAT) indicates the different charging phases as:

- 000 Not Charging
- 001 Trickle Charge (VFB < V_{BAT SHORT})
- 010 Pre-charge (V_{BAT SHORT} < VFB < V_{BAT LOWV})
- 011 Fast-charge (CC mode)
- 100 Taper Charge (CV mode)
- 101 Reserved
- 110 Top-off Timer Active Charging

Product Folder Links: BQ25756

English Data Sheet: SLUSEN5

• 111 - Charge Termination Done

When the charger transitions to any of these states, including when charge cycle is completed, an INT pulse is asserted to notify the host.

Supercapacitors do not require Trickle Charge or Pre-charge regions when their voltage is low. For supercapacitor charging, setting the EN_PRECHG bit to 0 can disable both of these charging regions. In this case, the charger outputs ICHG current as long as the feedback voltage (V_{FB}) is below VFB_REG. The following settings are recommended for supercapacitor charging:

- EN PRECHG = 0
- EN TERM = 0
- EN CHG TMR = 0

8.3.4.1.1 Charge Current Programming (ICHG pin and ICHG REG)

There are two distinct thresholds to limit the charge current (if both are enabled, the lowest limit of these will apply):

- 1. ICHG pin pull down resistor (hardware control)
- 2. ICHG_REG register bits (host software control)

To set the maximum charge current using the ICHG pin, a pull-down resistor to PGND is used. It is required to use a 5-m Ω R_{BAT SNS} sense resistor. The charge current limit is controlled by:

$$I_{CHG_MAX} = \frac{K_{ICHG}}{R_{ICHG}} \tag{4}$$

The precharge current limit is defined as $I_{PRECHG_MAX} = 20\% \times I_{CHG_MAX}$, and the termination current is $I_{TERM} = 10\% \times I_{CHG_MAX}$.

The actual charge current limit is the lower value between ICHG pin setting and I^2C register setting (ICHG_REG). For example, if the register setting is 10 A (0xC8), and ICHG pin has a 10-k Ω resistor (K_{ICHG} = 50 A-k Ω) to ground for 5 A, the actual charge current limit is 5 A. The device regulates ICHG pin at V_{REF_ICHG}. If ICHG pin voltage exceeds V_{REF_ICHG}, the device enters charge current regulation.

The ICHG pin can also be used to monitor charge current when device is not in charge current regulation. When not in charge current regulation, the voltage on ICHG pin (V_{ICHG}) is proportional to the actual charging current. ICHG pin can be used to monitor battery current with the following relationship:

$$I_{BAT} = \frac{K_{ICHG} \times V_{ICHG}}{R_{ICHG} \times V_{REF_ICHG}}$$
 (5)

For example, if ICHG pin is set with 10-k Ω resistor, and the ICHG voltage 1.0V, the actual charge current is between 2.4 A to 2.6 A (based on K_{ICHG} specified).

If ICHG pin is shorted to PGND, the charge current limit is set by the ICHG_REG register. If hardware charge current limit function is not needed, it is recommended to short this pin to PGND. The ICHG pin function can be disabled by setting the EN_ICHG_PIN bit to 0 (recommended when pin is shorted to PGND). When the pin is disabled, charge current limit and monitoring functions via ICHG pin are not available.

To set the maximum charge current using the ICHG_REG register bits, write to the ICHG_REG register bits. The charge current limit range is from 400 mA to 20,000 mA with 50 mA/step. The default ICHG_REG is set to maximum code, allowing ICHG pin to limit the current in hardware.

8.3.4.2 Li-Ion Battery Charging Profile

The device charges the battery in five phases: trickle charge, pre-charge, constant current, constant voltage, and top-off trickle charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and regulates current/voltage accordingly.



表 8-4. Recommended Li-Ion Charge Settings

| PARAMETER | I ² C REGISTER BITS | VALUE | EQUIVALENT PER 4.2-V CHARGE (V) |
|---------------------|--------------------------------|-----------------------|------------------------------------|
| Battery Low Voltage | VBAT_LOWV | 0x3 = 71.4% x VFB_REG | 3.0 V |
| Recharge Voltage | VRECHG | 0x3 = 97.6% x VFB_REG | 4.1 V |

If the charger device is in DPM regulation during charging, the actual charging current will be less than the programmed value. In this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate, as explained in Charging Safety Timer.




図 8-3. Typical Li-Ion Battery Charging Profile

8.3.4.3 LiFePO₄ Battery Charging Profile

The device charges the battery in five phases: trickle charge, pre-charge, constant current, constant voltage, and top-off trickle charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and regulates current/voltage accordingly.

表 8-5. Recommended LiFePO4 Charge Settings

| PARAMETER | I ² C REGISTER BITS | VALUE | EQUIVALENT PER 3.6-V CHARGE (V) |
|---------------------|--------------------------------|---------------------|------------------------------------|
| Battery Low Voltage | VBAT_LOWV | 0x1 = 55% x VFB_REG | 1.98 V |
| Recharge Voltage | VRECHG | 0x0 = 93% x VFB_REG | 3.35 V |

If the charger device is in DPM regulation during charging, the actual charging current will be less than the programmed value. In this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate, as explained in Charging Safety Timer. The typical charging cycle for LiFePO₄ follows the same profile as Typical Li-lon Battery Charging Profile.



8.3.4.4 Charging Termination for Li-ion and LiFePO₄

The device terminates a charge cycle when the battery voltage is above recharge threshold, and the current is below termination current. The termination current threshold is controlled by the lower option between 10% x ICHG pin setting or the ITERM register setting.

In standalone applications using the ICHG pin to program the current, the termination threshold is set at 10% of the ICHG pin value (10-A ICHG pin programming results in 1-A termination).

In host-controlled applications, the termination current can be programmed using the ITERM register bits. The ICHG pin can still be used to set a hardware limit for the charge current.

After the charging cycle is completed, the buck-boost converter turns off. When termination occurs, the status register CHARGE_STAT is set to 111, and an INT pulse is asserted to the host. Termination is temporarily disabled when the charger device is in input current, or input voltage regulation. Termination can be permanently disabled by writing 0 to EN_TERM.

At low termination currents, due to the comparator offset, the actual termination current may be up to 20% higher than the termination target. In order to compensate for comparator offset, a programmable top-off timer (default disabled) can be applied after termination is detected. The top-off timer follows safety timer constraints, such that if safety timer is suspended, so is the top-off timer. Similarly, if safety timer is doubled, so is the top-off timer. CHARGE_STAT reports whether the top off timer is active via the 110 code. Once the Top-Off timer expires, the CHARGE_STAT register is set to 111 and an INT pulse is asserted to the host.

8.3.4.5 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The user can program fast charge safety timer through I²C (CHG_TMR bits). When safety timer expires, the fault register CHG_TMR_STAT bit is set to 1, and an INT pulse is asserted to the host. The safety timer feature can be disabled by clearing EN_CHG_TMR bit.

During input voltage or input current regulation, the safety timer counts at half clock rate as the actual charge current is likely to be below the programmed setting. For example, if the charger is in input current regulation (IAC_DPM_STAT=1) throughout the whole charging cycle, and the safety timer is set to 5 hours, then the timer will expire in 10 hours. The timer also counts at half clock rate for TS pin events which reduce charge current (refer to JEITA Guideline Compliance in Charge Mode section). This half clock rate feature can be disabled by setting EN_TMR2X = 0.

During faults which disable charging, timer is suspended. Once the fault goes away, safety timer resumes. If the charging cycle is stopped and started again, the timer gets reset (toggle $\overline{\text{CE}}$ pin or EN_CHG bit restarts the timer).

The pre-charge safety timer is a fixed 2 hour counter that runs when VBAT < V_{BAT_LOWV} . The pre-charge safety timer is disabled when EN_PRECHG bit is 0.

8.3.4.6 CV Timer

In some applications, such as batteries with high-leakage or batteries in parallel with a system load, the battery current may never reach the ITERM threshold while in CV mode. The device offers a dedicated CV timer to control the amount of time the charger stays in CV mode.

The CV timer begins counting when the device enters the CV mode , and its duration can be programmed through the CV_TMR register bits. Note that CV_TMR = 0 disables the timer altogether. The CV timer is an absolute timer, and the EN_TMR2X register bit has no effect on it.

During faults which disable charging or when device falls out of CV regulation due to IAC_DPM or VAC_DPM, the CV timer is suspended. Once the device return to CV mode, the CV timer resumes. If the charging cycle is stopped and started again, the timer gets reset (toggle \overline{CE} pin or EN_CHG bit restarts the timer).

Product Folder Links: BQ25756

An INT is asserted to the host when CV timer expires, and can be masked via the CV_TMR_MASK bit.



8.3.4.7 Thermistor Qualification

The charger device provides a single thermistor input for battery temperature monitor.

8.3.4.7.1 JEITA Guideline Compliance in Charge Mode

To improve the safety of charging Li-ion batteries, JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges.

To initiate a charge cycle, the voltage on TS pin must be within the VT1 to VT5 thresholds. If TS voltage exceeds the T1 to T5 range, the controller suspends charging and waits until the battery temperature is within the T1 to T5 range.

At cool temperature, T1 to T2, JEITA recommends the charge current to be reduced to half of the charge current or lower. The device allows charge current in the cool temperature region to be programed to 20%, 40% or 100% of the charge current at T2 to T3 or charge suspend, which is controlled by the register bits JEITA_ISETC. If charge current is reduced in the cool temperature region, the safety timer counts at half clock rate when EN TMR2X = 1.

At warm temperature, T3 to T5, JEITA recommends charge voltage less than 4.1 V / cell. The device provides the programmability of the charge voltage at T3-T5, to be with a voltage offset less than charge voltage at T2 to T3 or charge suspend, which is controlled by the register bits JEITA_VSET.

The charger also provides flexible voltage/current settings beyond the JEITA requirements. The charge current setting at warm temperature T3 to T5 can be configured to be 40%, or 100% of the programmed charge current or charge suspend, which is programmed by the register bit JEITA_ISETH. If charge current is reduced in the JEITA warm region, the safety timer counts at half clock rate when EN_TMR2X = 1.

The default charging profile for JEITA is shown in the figure below, in which the blue line is the default setting and the red dash line is the programmable options.





図 8-4. TS Charging Values



Assuming a 103AT NTC thermistor on the battery pack as shown above, the value of RT1 and RT2 can be determined by:

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

$$RT2 = \frac{RTH_{COLD} \times RTH_{HOT} \times \left(\frac{1}{VT1} - \frac{1}{VT5}\right)}{RTH_{HOT} \times \left(\frac{1}{VT5} - 1\right) - RTH_{COLD} \times \left(\frac{1}{VT1} - 1\right)}$$
(6)

$$RT1 = \frac{\frac{1}{VT1} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}}$$
 (7)

Select 0°C to 60°C range for Li-ion or Li-polymer battery:

 $RTH_{T1} = 27.28 \text{ k}\Omega$

 $RTH_{T5} = 3.02 \text{ k}\Omega$

 $RT1 = 5.24 k\Omega$

 $RT2 = 30.31 \text{ k}\Omega$

The device also offers programmability for all the thresholds via the TS Charging Threshold Control register (REG0x1B). This flexibility can help to change the charger's operating window in software.

The JEITA profile can be disabled by clearing the EN_JEITA register bit. In this case, the device still limits the charging window from T1 to T5, but no special charge profile is employed within the Cool (T1 to T2) or Warm (T3 to T5) regions.

The NTC monitoring window can be disabled by clearing the EN_TS register bit. In this case, the TS pin voltage is ignored, and the device always reports normal TS status. If EN_TS is set to 0, TS pin can be floated or connected to PGND.

8.3.4.7.2 Cold/Hot Temperature Window in Reverse Mode

For battery protection during reverse or auto-reverse mode operation, the device monitors the battery temperature to be within the VBCOLD to VBHOT thresholds. When temperature is outside of the thresholds, the reverse mode is shut off. In addition, EN_REV, EN_AUTO_REV and REVERSE_STAT bits are cleared to 0 and corresponding TS_STAT is reported (TS Cold or TS Hot). The temperature protection in reverse mode can be completely disabled by clearing the EN_TS bit to 0.




図 8-5. TS Pin Thermistor Sense Threshold in Reverse Mode

8.3.5 Power Management

The device accommodates a wide range of input sources from 4.2 V up to 70 V.

8.3.5.1 Dynamic Power Management: Input Voltage and Input Current Regulation

The device features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. When input source is over-loaded, either the current exceeds the input current limit (lower of

JAJSMK1 - AUGUST 2023



IAC_DPM or ILIM_HIZ pin setting), or the voltage falls below the input voltage limit (higher of VAC_DPM or ACUV pin setting, V_{ACUV DPM}). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the input voltage continues to drop. Once the input voltage drops below the ACUV limit (V_{ACUV} < V_{REF ACUV}), the charger stops switching.

8.3.5.1.1 Input Current Regulation

The total input current is a function of the system supply current and the battery charging current. System current normally fluctuates as portions of the systems are powered up or down. Without DPM, the source must be able to supply the maximum system current and the maximum charger input current simultaneously. By using DPM, the battery charger reduces the charging current when the input current exceeds the input current limit set by the lower of IAC_DPM register bits, or ILIM_HIZ pin. This allows the current capability of the input source to be lowered, reducing system cost.

There are two thresholds to limit the input current (if both are enabled, the lower limit of these two will apply):

- 1. IAC DPM register bits (host software control)
- 2. ILIM HIZ pull down resistor (hardware control)

To set the maximum current using the IAC DPM register bits, write to the IAC DPM register bits. When using a 2-mΩ resistor, the input current limit range is from 1 A to 50 A with 125 mA/step. The default IAC DPM is set to maximum code, allowing ILIM_HIZ pin to limit the current in hardware.

To set the maximum current using the ILIM_HIZ pin, refer to セクション 8.3.5.1.1.1.

Although both limits are referenced to a 2-m Ω sense resistor, other values can also be used. A larger sense resistor provides a larger sense voltage and higher regulation accuracy, but at the expense of higher conduction loss. For example, using a 5-m Ω resistor yields programmability from 400 mA to 20 A with 50 mA/step.

8.3.5.1.1.1 ILIM_HIZ Pin

To set the maximum input current using the ILIM HIZ pin, a pull-down resistor to PGND is used. When using a $2-m\Omega$ R_{AC SNS} resistor, the input current limit is controlled by: I_{AC MAX} = K_{ILIM} / R_{ILIM HIZ}

The actual input current limit is the lower value between ILIM_HIZ pin setting and register setting (IAC_DPM). For example, if the register setting is 20 A, and ILIM_HIZ pin has a 5-k Ω resistor (K_{ILIM} = 50 A-k Ω) to ground for 10 A, the actual input current limit is 10 A. ILIM_HIZ pin can be used to set the input current limit when EN_ILIM_HIZ_PIN bit is set to 1. The device regulates the pin at V_{REF ILIM HIZ}. If pin voltage exceeds V_{RFF II IM HIZ}, the device enters input current regulation. Entering input current regulation through the pin sets the IAC DPM STAT and FLAG bits, and produces an interrupt to host. The interrupt can be masked via the IAC DPM MASK bit.

The ILIM_HIZ pin can also be used to monitor input current. When not in input current regulation, the voltage on ILIM_HIZ pin (V_{ILIM HIZ}) is proportional to the input current. Pin voltage can be used to monitor input current with the following relationship: IAC = $K_{ILIM} \times V_{ILIM \ HIZ} / (R_{ILIM \ HIZ} \times V_{REF \ ILIM \ HIZ})$.

For example, if the pin is set with 5-k Ω resistor, and the pin voltage is 1.0 V, the actual input current is between 4.8 A to 5.2 A (based on K_{ILIM} specified).

If ILIM HIZ pin is shorted, the input current limit is set by the IAC DPM register. If hardware input current limit function is not needed, it is recommended to short this pin to GND. If ILIM_HIZ pin is pulled above V_{IH ILIM HIZ}, the device enters HIZ mode (refer to セクション 8.3.3.5). The ILIM HIZ pin function can be disabled by setting the EN ILIM HIZ PIN bit to 0. When the pin is disabled, input current limit and monitoring functions as well as HIZ mode control via the pin are not available.

 K_{ILIM} is defined as 50 A×k Ω referenced to a 2-m Ω sense resistor. A larger sense resistor provides a larger sense voltage and higher regulation accuracy, but changes the gain from the ILIM_HIZ pin. For example, using a 5-mΩ resistor yields $K_{ILIM} = 50 (A \times k\Omega) \times 2 (m\Omega) / 5 (m\Omega) = 20 (A \times k\Omega)$.

Product Folder Links: BQ25756

Copyright © 2023 Texas Instruments Incorporated



8.3.5.1.2 Input Voltage Regulation

In addition to input current regulation, the device also offers input voltage regulation to limit the input power. This is especially useful when dealing with input sources such as solar panels, where the operating voltage must be controlled to extract the maximum power. Alternatively, if the input source current limitation is not known, input voltage regulation can be used to limit the power draw from the input source. By using input voltage regulation, the battery charger reduces the charging current when the input voltage falls below the input voltage limit set by the higher of VAC DPM register bits, or ACUV pin.

There are two thresholds to limit the input voltage (the higher limit of these will apply)

- 1. VAC DPM register bits (host software control)
- 2. ACUV pin falling threshold (hardware control)

To set the minimum input voltage using the VAC DPM register bits, write the desired value directly to the VAC_DPM register bits. The default VAC_DPM is set to minimum code, allowing ACUV pin to limit the input voltage in hardware.

To set the minimum input voltage using the ACUV pin, refer to セクション 8.3.3.1.

8.3.5.1.2.1 Max Power Point Tracking (MPPT) for Solar PV Panel

When EN MPPT bit is 1, the device provides a maximum power point tracking (MPPT) algorithm for solar PV panel input sources. The Input Power Maximizer algorithm finds and tracks the maximum power point by alternating between full panel sweep and perturb and observe modes of operation.

The full panel sweep is used to find the input operating voltage which delivers the maximum charge current to the battery. Before running a full panel sweep, the device momentarily enters HIZ mode to measure input source open-circuit voltage (V_{OC}). The device proceeds to reduce the input voltage regulation target, measuring the charge current output at each setting. The VAC DPM register is used to program the minimum voltage to exit the full panel sweep. After the sweep is complete, the device updates the VAC MPP register to the input voltage regulation value producing the maximum charge current. The device then waits for a period of FULL SWEEP TMR[1:0] before performing a new full panel sweep. A full panel sweep can be forced at any time by setting the FORCE SWEEP bit to 1. Note that EN MPPT = 1 is required for FORCE SWEEP to work. The FORCE SWEEP bit is automatically cleared to 0 after the full panel sweep is completed. Note that the device uses the internal ADC to determine the charge current at each step of the full panel sweep, therefore writes to the IBAT ADC DIS bit are ignored while MPPT is enabled (EN MPPT = 1).

In between full panel sweeps, the device employs a perturb and observe algorithm to track the MPP of the solar input source. The input voltage regulation set point is dithered, observing changes in charge current. The dithering period is controlled via the P AND O TMR[1:0] register bits.

Note that when the system is directly connected to the input supply, the device cannot limit the system load. Therefore, the MPPT algorithm may not find and track the true MPP under all conditions. To enable MPPT operation, it is recommended to connect the system load directly in parallel to the battery pack.




図 8-6. Maximum Power Point Tracking

8.3.6 Reverse Mode Power Direction

The device supports buck-boost reverse power direction with CC/CV profile to deliver power from the battery to the input when the adapter is not present. The reverse mode output voltage regulation is set in VAC_REV register bits. The reverse mode also offers output current regulation via the R_{AC_SNS} resistor. This parameter is controlled by the IAC_REV register bits. The reverse mode operation can be enabled if the following conditions are valid:

- 1. SRN above 3 V
- DRV_SUP voltage within valid operating window (V_{DRV_UVP} < V_{DRV_OVP}.
- 3. Reverse mode operation is enabled (EN REV = 1)
- 4. Voltage at TS (thermistor) pin is within range configured by Reverse Temperature Monitor as configured by BHOT and BCOLD register bits

While the reverse mode is active, the device sets the REVERSE_STAT bit to 1. Host can disable the reverse operation at any time by setting EN REV bit to 0.

The charger also monitors and regulates the battery discharging current in reverse mode. When the battery discharge current rises above the IBAT_REV register setting, the charger reduces the reverse mode power flow to limit the discharge current.

8.3.7 Integrated 16-Bit ADC for Monitoring

The device includes a 16-bit ADC to monitor critical system information based on the device's modes of operation. The ADC is allowed to operate if either the $V_{VAC}>V_{VAC_OK}$ or $VBAT>V_{REGN_OK}$ is valid. The ADC_EN bit provides the ability to enable and disable the ADC to conserve power. The ADC_RATE bit allows continuous conversion or one-shot behavior. After a one-shot conversion finishes, the ADC_EN bit is cleared, and must be re-asserted to start a new conversion.

The ADC_SAMPLE bits control the resolution and sample speed of the ADC. By default, ADC channels will be converted in one-shot or continuous conversion mode unless disabled in the ADC Function Disable register. If an ADC parameter is disabled by setting the corresponding bit, then the read-back value in the corresponding register will be from the last valid ADC conversion or the default POR value (all zeros if no conversions have taken place). If an ADC parameter is disabled in the middle of an ADC measurement cycle, the device will finish the conversion of that parameter, but will not convert the parameter starting the next conversion cycle. If all channels are disabled in one-shot conversion mode, the ADC_EN bit is cleared.

The ADC_DONE_STAT and ADC_DONE_FLAG bits signal when a conversion is complete in one-shot mode only. This event produces an INT pulse, which can be masked with ADC_DONE_MASK. During continuous

/w.ti.com/ja-jp JAJSMK1 – AUGUST 2023

conversion mode, the ADC_DONE_STAT bit has no meaning and will be '0'. The ADC_DONE_FLAG bit will remain unchanged in continuous conversion mode.

ADC conversion operates independently of the faults present in the device. ADC conversion will continue even after a fault has occurred (such as one that causes the power stage to be disabled), and the host must set ADC_EN = '0' to disable the ADC. ADC readings are only valid for DC states and not for transients. When host writes ADC_EN = 0, the ADC stops immediately, and ADC measurement values correspond to last valid ADC reading.

If the host wants to exit ADC more gracefully, it is possible to do either of the following:

- 1. Write ADC_RATE to one-shot, and the ADC will stop at the end of a complete cycle of conversions, or
- 2. Disable all ADC conversion channels, and the ADC will stop at the end of the current measurement.

When system load is powered from the battery (input source is removed, or device in HIZ mode), enabling the ADC automatically powers up REGN and increases the quiescent current. To keep the battery leakage low, it is recommended to duty cycle or completely disable the ADC.

8.3.8 Status Outputs (PG, STAT1, STAT2, and INT)

8.3.8.1 Power Good Indicator (PG)

The PG_STAT bit goes HIGH and the \overline{PG} pin pulls LOW to indicate a good input source when a valid VAC voltage is detected. The \overline{PG} pin can drive an LED. All conditions must be met to indicate power good:

- 1. V_{VAC OK} < V_{VAC} < V_{VAC INT OV}
- 2. V_{ACUV} > V_{REF ACUV}
- 3. V_{ACOV} < V_{REF} ACOV
- 4. Device not in HIZ mode

The \overline{PG} pin can be disabled via the DIS_PG_PIN bit. When disabled, this pin can be controlled to pull LOW using the FORCE_STAT3_ON bit.

8.3.8.2 Charging Status Indicator (STAT1, STAT2 Pins)

The device indicates charging state on the open drain STAT1 and STAT2 pins. The STAT1, STAT2 pins can drive LEDs.

| 2 | | | | | |
|---|-------|-------|--|--|--|
| CHARGING STATE | STAT1 | STAT2 | | | |
| Charge in progress (including recharge) | ON | OFF | | | |
| Charge done (or float charging when EN_3_STAGE_CHARGE= 1) | OFF | ON | | | |
| Charging fault detected (TS out of range, safety timer fault, etc.) | ON | ON | | | |
| Charge disabled (EN_CHG = 0, or $\overline{\text{CE}}$ pin high) | OFF | OFF | | | |

表 8-6. STAT1, STAT2 Pin State

The STAT1, STAT2 pin function can be disabled via the DIS_STAT_PINS bit. When disabled, these pins can be controlled to independently pull LOW using the FORCE_STAT1_ON and FORCE_STAT2_ON bits. The STAT pins are not affected by the Reverse mode and remain OFF during this mode.

8.3.8.3 Interrupt to Host (INT)

In some applications, the host does not always monitor the charger operation. The INT pin notifies the system host on the device operation. By default, the following events will generate an active-low, 256-µs INT pulse.

- 1. Valid input source conditions detected (see conditions for PG pin)
- 2. Valid input source conditions removed (see conditions for PG pin)
- 3. Entering IAC_DPM regulation through register or ILIM_HIZ pin
- 4. Entering VAC_DPM regulation through register or ACUV pin
- 5. I²C Watchdog timer expired
- Charger status changes state (CHARGE STAT value change), including Charge Complete



- 7. TS_STAT changes state (TS_STAT value change)
- 8. Junction temperature shutdown (TSHUT)
- 9. Battery overvoltage detected (BATOVP)
- 10. Charge safety timer expired (including pre-charge or CV timer expiration)
- 11. A rising edge on any of the *_STAT bits

Each one of these INT sources can be masked off to prevent INT pulses from being sent out when they occur. Three bits exist for each one of these events:

- The STAT bit holds the current status of each INT source
- · The FLAG bit holds information on which source produced an INT, regardless of the current status
- · The MASK bit is used to prevent the device from sending out INT for each particular event

When one of the above conditions occurs (a rising edge on any of the *_STAT bits), the device sends out an INT pulse and keeps track of which source generated the INT via the FLAG registers. The FLAG register bits are automatically reset to zero after the host reads them, and a new edge on STAT bit is required to re-assert the FLAG.




図 8-7. INT Generation Behavior Example

8.3.9 Protections

The device closely monitors the input and battery voltage, as well as switching FET currents for safe switch-mode operation.

8.3.9.1 Voltage and Current Monitoring

8.3.9.1.1 VAC Over-voltage Protection (VAC_OVP)

In order to protect downstream devices on the system rail, the input over-voltage threshold can be programed with the ACOV pin as $V_{VACOV} = V_{REF_ACOV}$ (refer to $table 2000 \pm 0.3$). The device also features an internal over-voltage protection preset at $V_{VAC_INT_OV}$. When the input voltage rises above the lower of these two thresholds, the device disables the charger. During input over-voltage, an INT pulse is asserted to signal the host, and the VAC_OV_STAT, and _FLAG bits are set. Additionally, the PG_STAT bit is cleared and the \overline{PG} pin pulls HIGH. The device automatically resumes charging operation when the over-voltage condition goes away.

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated



8.3.9.1.2 VAC Under-voltage Protection (VAC_UVP)

8.3.9.1.3 Battery Over-voltage Protection (BAT OVP)

The device protects against battery over-charge using the BAT_OVP comparator. When the FB voltage exceeds V_{BAT_OV} , the converters stops switching immediately and prevents the high-side FETs to turn on until the battery feedback voltage falls below V_{BAT_OVZ} . This allows one-cycle response to an overvoltage condition, such as occurs when the load is removed or the battery is disconnected. During the BAT_OVP event, the I_{BAT_LOAD} turns on and sinks current from SRN to GND, allowing for the discharge of stored energy in the output capacitors. BAT OVP also suspends the safety timer, top-off timer, and CV timer.

8.3.9.1.4 Battery Over-current Protection (BAT_OCP)

The device protects the battery against over-current condition using the BAT_OCP comparator. The device monitors the charge current and prevents the current from exceeding V_{ICHG_OC} over R_{BAT_SNS} . If V_{ICHG_OC} threshold is reached, the device stops charging and attempts to restart after one second.

8.3.9.1.5 Reverse Mode Over-voltage Protection (REV_OVP)

While operating the converter in reverse mode, the device monitors the reverse voltage, V_{VAC} . When V_{VAC} rises above regulation target and exceeds V_{REV_OVP} , the device stops switching, and waits for the voltage to fall below the threshold to resume switching. An INT pulse is asserted to the host.

8.3.9.1.6 Reverse Mode Under-voltage Protection (REV_UVP)

While operating the converter in reverse mode, the device monitors the reverse voltage, V_{VAC} . When V_{VAC} falls below the undervoltage threshold (programmable via SYSREV_UV register bit), the device stops switching, clears the EN_REV bit, and exits Reverse mode. During the over-voltage event duration, the REVERSE_STAT bit is cleared and the REVERSE_FLAG bit is set to indicate a fault in reverse mode. An INT pulse is also asserted to the host

8.3.9.1.7 DRV_SUP Under-voltage and Over-voltage Protection (DRV_OKZ)

The DRV_SUP pin must maintain a valid voltage between DRV_UVP and DRV_OVP for proper operation of the switching power converter stage. This is true both in charging mode and in reverse mode.

When DRV_SUP pin voltage falls below DRV_UVP threshold, the switching converter stops operation, an INT pulse is asserted to signal the host, the DRV_OKZ_STAT, and DRV_OKZ_FLAG bits are set to signal the fault. Additionally, the STAT1 and STAT2 pins will change to reflect the charger function is disabled.

When DRV_SUP pin voltage rises above DRV_OVP threshold, the switching converter stops operation, an INT pulse is asserted to signal the host, the DRV_OKZ_STAT, and DRV_OKZ_FLAG bit are set to signal the fault. Additionally the STAT1 and STAT2 pins will change to reflect the charger function is disabled.

When the DRV pin returns to normal operating range, the device automatically resumes switching in either charging or reverse mode as configured before the fault.

8.3.9.1.8 REGN Under-voltage Protection (REGN_OKZ)

The REGN pin is driven by an internal regulator, and must maintain a voltage above REGN_OKZ for proper device operation. This is true both in charging mode and in reverse mode, and for the ADC to function in battery only mode.

If the internal regulator is overloaded externally, the pin voltage may drop. When REGN falls below REGN_OKZ threshold, the switching converter stops operation. Additionally, the STAT1 and STAT2 pins will change to reflect

the charger function is disabled. When the fault is removed, the REGN voltage recovers automatically and switching resumes in either charging or reverse mode as configured before the fault.

8.3.9.2 Thermal Shutdown (TSHUT)

The device has thermal shutdown to turn off the converter when IC surface temperature exceeds TSHUT. The fault register bits TSHUT_STAT and TSHUT_FLAG are set and an INT pulse is asserted to the host. The converter turns back on when IC temperature is below TSHUT HYS. Note that TSHUT protection is active both in charging and reverse mode of operation.

8.3.10 Serial Interface

The device uses I²C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I²C is a bi-directional 2-wire serial interface. Only two open-drain bus lines are required: a serial data line (SDA), and a serial clock line (SCL). Devices can be considered as controllers or targets when performing data transfers. A controller is a device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a target.

The device operates as a target device with address 0x6B, receiving control inputs from the controller device like a micro-controller or digital signal processor through the registers defined in the Register Map. Registers read outside those defined in the map, return 0xFF. The I²C interface supports standard mode (up to 100 kbits/s), fast mode (up to 400 kbits/s), and fast mode plus (up to 1 Mbit/s). When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain and must be connected to the positive supply voltage via a current source or pull-up resistor.

System Note: All 16-bit registers are defined as Little Endian, with the most-significant byte allocated to the higher address. 16-bit register writes must be done sequentially and are recommended to be programmed using multi-write approach described in the $\pm 29 \pm 2 \times 8.3.10.7$.

8.3.10.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on SCL line is LOW. One clock pulse is generated for each data bit transferred.




図 8-8. Bit Transfers on the I²C Bus

8.3.10.2 START and STOP Conditions

All transactions begin with a START (S) and are terminated with a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the controller. The bus is considered busy after the START condition, and free after the STOP condition. When timeout condition is met, for example START condition is active for more than 2 seconds and there is no STOP condition triggered, the charger I2C communication will automatically reset and communication lines are free for another transmission.

Product Folder Links: BQ25756

Copyright © 2023 Texas Instruments Incorporated






図 8-9. START and STOP Conditions on the I²C Bus

8.3.10.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an ACKNOWLEDGE (ACK) bit. Data is transferred with the Most Significant Bit (MSB) first. If a target cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the SCL line low to force the controller into a wait state (clock stretching). Data transfer then continues when the target is ready for another byte of data and releases the SCL line.




図 8-10. Data Transfer on the I²C Bus

8.3.10.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The ACK signaling takes place after byte. The ACK bit allows the target to signal the controller that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9th clock pulse, are generated by the controller.

The controller releases the SDA line during the acknowledge clock pulse so the target can pull the SDA line LOW and it remains stable LOW during the HIGH period of this 9th clock pulse.

A NACK is signaled when the SDA line remains HIGH during the 9^{th} clock pulse. The controller can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

8.3.10.5 Target Address and Data Direction Bit

After the START signal, a target address is sent. This address is 7 bits long, followed by the 8 bit as a data direction bit (bit R/ \overline{W}). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ). The device 7-bit address is defined as 1101 011' (0x6B) by default.




図 8-11. Complete Data Transfer on the I²C Bus



8.3.10.6 Single Write and Read




図 8-12. Single Write




図 8-13. Single Read

If the register address is not defined, the charger IC sends back NACK and returns to the idle state.

8.3.10.7 Multi-Write and Multi-Read

The charger device supports multi-read and multi-write of all registers.




図 8-14. Multi-Write




図 8-15. Multi-Read

8.4 Device Functional Modes

8.4.1 Host Mode and Default Mode

The device is a host controlled charger, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or while host is in sleep mode. When the charger is in default mode, WD_STAT bit becomes HIGH, WD_FLAG is set to 1, and a $\overline{\text{INT}}$ is asserted low to alert the host (unless masked by WD_MASK). The WD_FLAG bit would read as a '1' upon the first read and then '0' upon subsequent reads. When the charger is in host mode, WD_STAT bit is LOW.

Submit Document Feedback Copyright © 202



After power-on-reset, the device starts in default mode with watchdog timer expired. All the registers are in the default settings.

In default mode, the device keeps charging the battery with default 2-hour pre-charging safety timer and the 12-hour fast charging safety timer. At the end of the 2-hour or 12-hour timer expiration, the charging is stopped if termination has not been detected.

A write to any I^2C register transitions the charger from default mode to host mode, and initiates the watchdog timer. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD_RST bit before the watchdog timer expires (WD_STAT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

When the watchdog timer is expired, the device returns to default mode and select registers are reset to default values as detailed in the Register Map section. The Watchdog timer will be reset on any write if the watchdog timer has expired. When watchdog timer expires, WD_STAT and WD_FLAG is set to 1, and /INT is asserted low to alert the host (unless masked by WD MASK).




図 8-16. Watchdog Timer Flow Chart

8.4.2 Register Bit Reset

Beside the register reset by the watchdog timer in the default mode, the register and the timer could be reset to the default value by writing the REG_RST bit to 1. The register bits which can be reset by the REG_RST bit, are noted in the Register Map section. After the register reset, the REG_RST bit will go back from 1 to 0 automatically.



8.5 BQ25756 Registers

表 8-7 lists the memory-mapped registers for the BQ25756 registers. All register offset addresses not listed in 表 8-7 should be considered as reserved locations and the register contents should not be modified.

表 8-7. BQ25756 Registers

表 8-7. BQ25756 Registers (continued)

| Address | Acronym | Register Name | Section |
|---------|---|--|---------|
| 0x33 | REG0x33_VBAT_ADC | VBAT ADC | Go |
| 0x37 | REG0x37_TS_ADC | TS ADC | Go |
| 0x39 | REG0x39_VFB_ADC | VFB ADC | Go |
| 0x3B | REG0x3B_Gate_Driver_Strength_Control | Gate Driver Strength Control | Go |
| 0x3C | REG0x3C_Gate_Driver_Dead_Time_Con trol | Gate Driver Dead Time Control | Go |
| 0x3D | REG0x3D_Part_Information | Part Information | Go |
| 0x62 | REG0x62_Reverse_Mode_Battery_Disch arge_Current | Reverse Mode Battery Discharge Current | Go |

Complex bit access types are encoded to fit into small table cells. 表 8-8 shows the codes that are used for access types in this section.

表 8-8. BQ25756 Access Type Codes

| A C C. BQ20700 Access Type Codes | | | | | | | | | | |
|----------------------------------|--------|--|--|--|--|--|--|--|--|--|
| Access Type | Code | Description | | | | | | | | |
| Read Type | | | | | | | | | | |
| R | R Read | | | | | | | | | |
| Write Type | | | | | | | | | | |
| W | W | Write | | | | | | | | |
| Reset or Default Value | | | | | | | | | | |
| -n | | Value after reset or the default value | | | | | | | | |

8.5.1 REG0x00_Charge_Voltage_Limit Register (Address = 0x0) [Reset = 0x0010]

REG0x00_Charge_Voltage_Limit is shown in 表 8-9.

Return to the Summary Table.

I2C REG0x01=[15:8], I2C REG0x00=[7:0]

表 8-9. REG0x00_Charge_Voltage_Limit Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|------|----------|------|-------|------------------------|---|
| 15:5 | RESERVED | R | 0x0 | | Reserved |
| 4:0 | VFB_REG | R/W | 0x10 | Reset by: REG_RESET | FB Voltage Regulation Limit: POR: 1536mV (10h) Range: 1504mV-1566mV (0h-1Fh) Bit Step: 2mV Offset: 1504mV |

8.5.2 REG0x02_Charge_Current_Limit Register (Address = 0x2) [Reset = 0x0640]

REG0x02_Charge_Current_Limit is shown in 表 8-10.

Return to the Summary Table.

I2C REG0x03=[15:8], I2C REG0x02=[7:0]

表 8-10. REG0x02 Charge Current Limit Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-------|----------|------|-------|-------|-------------|
| 15:11 | RESERVED | R | 0x0 | | Reserved |

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



表 8-10. REG0x02_Charge_Current_Limit Register Field Descriptions (continued)

| Bit | Field | Туре | Reset | Notes | Description |
|------|----------|------|-------|------------------------------------|--|
| 10:2 | ICHG_REG | R/W | 0x190 | Reset by: REG_RESET WATCHDOG | Fast Charge Current Regulation Limit with 5mΩ RBAT_SNS: Actual charge current is the lower of ICHG_REG and ICHG pin POR: 20000mA (190h) Range: 400mA-20000mA (8h-190h) Clamped Low Clamped High Bit Step: 50mA |
| 1:0 | RESERVED | R | 0x0 | | Reserved |

8.5.3 REG0x06_Input_Current_DPM_Limit Register (Address = 0x6) [Reset = 0x0640]

REG0x06 Input Current DPM Limit is shown in 表 8-11.

Return to the Summary Table.

I2C REG0x07=[15:8], I2C REG0x06=[7:0]

表 8-11. REG0x06_Input_Current_DPM_Limit Register Field Descriptions

| | 30 111 KEEGAGE_III PAR_GAITORE_D. III_EIIIII KAGIOTO 1 1014 DOGGI PROTIC | | | | | | | | |
|-------|--|------|-------|------------------------|--|--|--|--|--|
| Bit | Field | Туре | Reset | Notes | Description | | | | |
| 15:11 | RESERVED | R | 0x0 | | Reserved | | | | |
| 10:2 | IAC_DPM | R/W | 0x190 | Reset by: REG_RESET | Input Current DPM Regulation Limit with 5mΩ RAC_SNS: Actual input current limit is the lower of IAC_DPM and ILIM_HIZ pin | | | | |
| | | | | | POR: 20000mA (190h) Range: 400mA-20000mA (8h-190h) Clamped Low Clamped High Bit Step: 50mA | | | | |
| 1:0 | RESERVED | R | 0x0 | | Reserved | | | | |

8.5.4 REG0x08_Input_Voltage_DPM_Limit Register (Address = 0x8) [Reset = 0x0348]

REG0x08_Input_Voltage_DPM_Limit is shown in 表 8-12.

Return to the Summary Table.

I2C REG0x09=[15:8], I2C REG0x08=[7:0]

表 8-12. REG0x08_Input_Voltage_DPM_Limit Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-------|----------|------|-------|------------------------|---|
| 15:14 | RESERVED | R | 0x0 | | Reserved |
| 13:2 | VAC_DPM | R/W | 0xD2 | Reset by: REG_RESET | Input Voltage Regulation Limit: Note if EN_MPPT = 1, the Full Sweep method will use this limit as the lower search window for Full Panel Sweep POR: 4200mV (D2h) Range: 4200mV-65000mV (D2h-CB2h) Clamped Low Clamped High Bit Step: 20mV |
| 1:0 | RESERVED | R | 0x0 | | Reserved |

Product Folder Links: BQ25756

Submit Document Feedback

8.5.5 REG0x0A_Reverse_Mode_Input_Current_Limit Register (Address = 0xA) [Reset = 0x0640]

REG0x0A_Reverse_Mode_Input_Current_Limit is shown in 表 8-13.

Return to the Summary Table.

I2C REG0x0B=[15:8], I2C REG0x0A=[7:0]

表 8-13. REG0x0A_Reverse_Mode_Input_Current_Limit Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-------|----------|------|-------|------------------------|--|
| 15:11 | RESERVED | R | 0x0 | | Reserved |
| 10:2 | IAC_REV | R/W | 0x190 | Reset by: REG_RESET | Input Current Regulation in Reverse Mode with 5mΩ RAC_SNS: POR: 20000mA (190h) Range: 400mA-20000mA (8h-190h) Clamped Low Clamped High Bit Step: 50mA |
| 1:0 | RESERVED | R | 0x0 | | Reserved |

8.5.6 REG0x0C_Reverse_Mode_Input_Voltage_Limit Register (Address = 0xC) [Reset = 0x03E8]

REG0x0C_Reverse_Mode_Input_Voltage_Limit is shown in 表 8-14.

Return to the Summary Table.

I2C REG0x0D=[15:8], I2C REG0x0C=[7:0]

表 8-14. REG0x0C_Reverse_Mode_Input_Voltage_Limit Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-------|----------|------|-------|------------------------|--|
| 15:14 | RESERVED | R | 0x0 | | Reserved |
| 13:2 | VAC_REV | R/W | 0xFA | Reset by: REG_RESET | VAC Voltage Regulation in Reverse Mode: POR: 5000mV (FAh) Range: 3300mV-65000mV (A5h-CB2h) Clamped Low Clamped High Bit Step: 20mV |
| 1:0 | RESERVED | R | 0x0 | | Reserved |

8.5.7 REG0x10_Precharge_Current_Limit Register (Address = 0x10) [Reset = 0x0140]

REG0x10_Precharge_Current_Limit is shown in 表 8-15.

Return to the Summary Table.

I2C REG0x11=[15:8], I2C REG0x10=[7:0]

表 8-15. REG0x10_Precharge_Current_Limit Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-------|----------|------|-------|--|--|
| 15:10 | RESERVED | R | 0x0 | | Reserved |
| 9:2 | IPRECHG | R/W | 0x50 | Actual pre-charge current is the lower of IPRECHG and ICHG pin Reset by: REG_RESET | Pre-charge current regulation limit with 5mΩ RBAT_SNS: POR: 4000mA (50h) Range: 250mA-10000mA (5h-C8h) Clamped Low Clamped High Bit Step: 50mA |
| 1:0 | RESERVED | R | 0x0 | | Reserved |



8.5.8 REG0x12_Termination_Current_Limit Register (Address = 0x12) [Reset = 0x00A0]

REG0x12_Termination_Current_Limit is shown in 表 8-16.

Return to the Summary Table.

I2C REG0x13=[15:8], I2C REG0x12=[7:0]

表 8-16. REG0x12_Termination_Current_Limit Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|------|----------|------|-------|--|--|
| 15:1 | RESERVED | R | 0x0 | | Reserved |
| 9:2 | ITERM | R/W | 0x28 | Actual termination current is the lower of ITERM and ICHG pin if both functions enabled Reset by: REG_RESET | Termination Current Threshold with 5mΩ RBAT_SNS: POR: 2000mA (28h) Range: 250mA-10000mA (5h-C8h) Clamped Low Clamped High Bit Step: 50mA |
| 1:0 | RESERVED | R | 0x0 | | Reserved |

8.5.9 REG0x14_Precharge_and_Termination_Control Register (Address = 0x14) [Reset = 0x0F]

REG0x14_Precharge_and_Termination_Control is shown in 表 8-17.

Return to the Summary Table.

表 8-17. REG0x14_Precharge_and_Termination_Control Register Field Descriptions

| Bit | Field | Type | Reset | Notes | Description |
|-----|-----------|------|-------|------------------------|--|
| 7:4 | RESERVED | R | 0x0 | | Reserved |
| 3 | EN_TERM | R/W | 0x1 | Reset by: REG_RESET | Enable termination control 0b = Disable 1b = Enable |
| 2:1 | VBAT_LOWV | R/W | 0x3 | Reset by: REG_RESET | Battery threshold for PRECHG to FASTCHG transition, as percentage of VFB_REG: 00b = 30% x VFB_REG 01b = 55% x VFB_REG 10b = 66.7% x VFB_REG 11b = 71.4% x VFB_REG |
| 0 | EN_PRECHG | R/W | 0x1 | Reset by: REG_RESET | Enable pre-charge and trickle charge functions: 0b = Disable 1b = Enable |

8.5.10 REG0x15_Timer_Control Register (Address = 0x15) [Reset = 0x1D]

REG0x15 Timer Control is shown in 表 8-18.

Return to the Summary Table.

Submit Document Feedback

表 8-18. REG0x15_Timer_Control Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|------------|------|-------|-------|--|
| 7:6 | TOPOFF_TMR | R/W | 0x0 | | Top-off timer control: 00b = Disable 01b = 15 mins 10b = 30 mins 11b = 45 mins |

English Data Sheet: SLUSEN5



表 8-18. REG0x15_Timer_Control Register Field Descriptions (continued)

| Bit | Field | Туре | Reset | Notes | Description |
|-----|------------|------|-------|------------------------------------|---|
| 5:4 | WATCHDOG | R/W | 0x1 | Reset by: REG_RESET | Watchdog timer control: 00b = Disable 01b = 40s 10b = 80s 11b = 160s |
| 3 | EN_CHG_TMR | R/W | 0x1 | Reset by: REG_RESET WATCHDOG | Enable charge safety timer: 0b = Disable 1b = Enable |
| 2:1 | CHG_TMR | R/W | 0x2 | Reset by: REG_RESET | Charge safety timer setting: 00b = 5hr 01b = 8hr 10b = 12hr 11b = 24hr |
| 0 | EN_TMR2X | R/W | 0x1 | Reset by: REG_RESET | Charge safety timer speed in DPM: 0b = Timer always counts normally 1b = Timer slowed by 2x during input DPM |

8.5.11 REG0x16_Three-Stage_Charge_Control Register (Address = 0x16) [Reset = 0x00]

REG0x16_Three-Stage_Charge_Control is shown in 表 8-19.

Return to the Summary Table.

表 8-19. REG0x16_Three-Stage_Charge_Control Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|----------|------|-------|------------------------------------|---|
| 7:6 | RESERVED | R | 0x0 | | Reserved |
| 5 | RESERVED | R | 0x0 | | Reserved |
| 4 | RESERVED | R | 0x0 | | Reserved |
| 3:0 | CV_TMR | R/W | 0x0 | Reset by: REG_RESET WATCHDOG | CV timer setting: 0000b = disable 0001b = 1hr 0010b = 2hr = 1110b = 14hr 1111b = 15hr |

8.5.12 REG0x17_Charger_Control Register (Address = 0x17) [Reset = 0xC9]

REG0x17_Charger_Control is shown in 表 8-20.

Return to the Summary Table.

表 8-20. REG0x17_Charger_Control Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|--------|------|-------|------------------------|--|
| 7:6 | VRECHG | R/W | 0x3 | Reset by: REG_RESET | Battery auto-recharge threshold, as percentage of VFB_REG: |
| | | | | | 00b = 93.0% x VFB_REG 01b = 94.3% x VFB_REG 10b = 95.2% x VFB_REG 11b = 97.6% x VFB_REG |
| 5 | WD_RST | R/W | 0x0 | Reset by: REG_RESET | I2C Watchdog timer reset control: 0b = Normal 1b = Reset (bit goes back to 0 after timer reset) |



表 8-20. REG0x17_Charger_Control Register Field Descriptions (continued)

| Bit | Field | Туре | Reset | Notes | Description |
|-----|-------------------------------|------|-------|--|---|
| 4 | DIS_CE_PIN | R/W | 0x0 | Reset by: | /CE pin function disable: |
| | | | | REG_RESET | 0b = /CE pin enabled 1b = /CE pin disabled |
| 3 | EN_CHG_BIT_RES ET_BEHAVIOR | R/W | 0x1 | Reset by: REG_RESET | Controls the EN_CHG bit behavior when WATCHDOG expires: |
| | | | | | 0b = EN_CHG bit resets to 0 1b = EN_CHG bit resets to 1 |
| 2 | EN_HIZ | R/W | 0x0 | Reset by: REG_RESET WATCHDOG Adapter Plug In | HIZ mode enable: 0b = Disable 1b = Enable |
| 1 | EN_IBAT_LOAD | R/W | 0x0 | Sinks current from SRN to GND. Recommend to disable IBAT ADC (IBAT_ADC_DIS = 1) while this bit is active. Reset by: REG_RESET WATCHDOG | Battery Load (IBAT_LOAD) Enable: 0b = Disabled 1b = Enabled |
| 0 | EN_CHG | R/W | 0x1 | Reset by: REG_RESET WATCHDOG | Charge enable control: 0b = Disable 1b = Enable |

8.5.13 REG0x18_Pin_Control Register (Address = 0x18) [Reset = 0xC0]

REG0x18_Pin_Control is shown in 表 8-21.

Return to the Summary Table.

表 8-21. REG0x18_Pin_Control Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|-----------------|------|-------|------------------------------------|--|
| 7 | EN_ICHG_PIN | R/W | 0x1 | Reset by: REG_RESET WATCHDOG | ICHG pin function enable: 0b = ICHG pin disabled 1b = ICHG pin enabled |
| 6 | EN_ILIM_HIZ_PIN | R/W | 0x1 | Reset by: REG_RESET WATCHDOG | ILIM_HIZ pin function enable: 0b = ILIM_HIZ pin disabled 1b = ILIM_HIZ pin enabled |
| 5 | DIS_PG_PIN | R/W | 0x0 | Reset by: REG_RESET | PG pin function disable: 0b = PG pin enabled 1b = PG pin disabled |
| 4 | DIS_STAT_PINS | R/W | 0x0 | Reset by: REG_RESET | STAT1, STAT2 pin function disable: 0b = STAT pins enabled 1b = STAT pins disabled |
| 3 | FORCE_STAT4_ON | R/W | 0x0 | Reset by: REG_RESET | CE_STAT4 pin override: Can only be forced on if DIS_CE_PIN = 1 0b = CE_STAT4 open-drain off 1b = CE_STAT4 pulls LOW |
| 2 | FORCE_STAT3_ON | R/W | 0x0 | Reset by: REG_RESET | PG_STAT3 pin override: Can only be forced on if DIS_PG_PIN = 1 0b = PG_STAT3 open-drain off 1b = PG_STAT3 pulls LOW |



表 8-21. REG0x18_Pin_Control Register Field Descriptions (continued)

| | | | | | . , |
|-----|----------------|------|-------|------------------------|--|
| Bit | Field | Туре | Reset | Notes | Description |
| 1 | FORCE_STAT2_ON | R/W | 0x0 | Reset by: REG_RESET | STAT2 pin override: Can only be forced on if DIS_STAT_PINS = 1 0b = STAT2 open-drain off 1b = STAT2 pulls LOW |
| 0 | FORCE_STAT1_ON | R/W | 0x0 | Reset by: REG_RESET | STAT1 pin override: Can only be forced on if DIS_STAT_PINS = 1 0b = STAT1 open-drain off 1b = STAT1 pulls LOW |

8.5.14 REG0x19_Power_Path_and_Reverse_Mode_Control Register (Address = 0x19) [Reset = 0x20]

REG0x19_Power_Path_and_Reverse_Mode_Control is shown in 表 8-22.

Return to the Summary Table.

表 8-22. REG0x19_Power_Path_and_Reverse_Mode_Control Register Field Descriptions

| | 我 6-22. REGUX 19_FOWEI_Fatti_alid_Reverse_Mode_Control Register Field Descriptions | | | | | | | | | |
|-----|--|------|-------|--|---|--|--|--|--|--|
| Bit | Field | Туре | Reset | Notes | Description | | | | | |
| 7 | REG_RST | R/W | 0x0 | Reset by: REG_RESET | Register reset to default values: 0b = Not reset 1b = Reset (bit goes back to 0 after register reset) | | | | | |
| 6 | EN_IAC_LOAD | R/W | 0x0 | Reset by: REG_RESET WATCHDOG | VAC Load (IAC_LOAD) Enable: 0b = Disabled 1b = Enabled | | | | | |
| 5 | EN_PFM | R/W | 0x1 | It is recommended to disable PFM when ITERM < 2A Reset by: REG_RESET | Enable PFM mode in light-load: Note this bit is reset upon a valid SYNC signal detection on FSW_SYNC pin. Host can set this bit back to 1 to force PFM operation even with a valid SYNC input | | | | | |
| | | | | | 0b = Disable (Fixed-frequency DCM operation) 1b = Enable (PFM operation) | | | | | |
| 4 | RESERVED | R | 0x0 | | Reserved | | | | | |
| 3 | RESERVED | R | 0x0 | | Reserved | | | | | |
| 2 | RESERVED | R | 0x0 | | Reserved | | | | | |
| 1 | RESERVED | R | 0x0 | | Reserved | | | | | |
| 0 | EN_REV | R/W | 0x0 | Reset by: REG_RESET WATCHDOG Adapter Plug In | Reverse Mode control: 0b = Disable 1b = Enable | | | | | |

8.5.15 REG0x1A_MPPT_Control Register (Address = 0x1A) [Reset = 0x20]

REG0x1A_MPPT_Control is shown in 表 8-23.

Return to the Summary Table.

表 8-23. REG0x1A_MPPT_Control Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|-------------|------|-------|-----------|--|
| 7 | FORCE_SWEEP | R/W | 0x0 | REG_RÉSET | Force Full Panel Sweep and reset MPPT timers: 0b = Normal 1b = Start Full Panel Sweep (bit goes back to 0 after Full Panel Sweep complete) |



表 8-23. REG0x1A_MPPT_Control Register Field Descriptions (continued)

| Bit | Field | Туре | Reset | Notes | Description |
|-----|----------------|------|-------|---|--|
| 6:5 | P_AND_O_TMR | R/W | 0x1 | Reset by: REG_RESET | Perturb and Observe timer control: 00b = Disable Perturb & Observe 01b = 0.5s 10b = 1s 11b = 10s |
| 4:3 | RESERVED | R | 0x0 | | Reserved |
| 2:1 | FULL_SWEEP_TMR | R/W | 0x0 | Reset by: REG_RESET | Full Panel Sweep timer control: 00b = 3 min 01b = 10 min 10b = 15 min 11b = 20 min |
| 0 | EN_MPPT | R/W | 0x0 | When MPPT is enabled, the ADC is controlled by the device, writes to REG2A are ignored Reset by: REG_RESET | MPPT algorithm control: 0b = Disable MPPT 1b = Enable MPPT |

8.5.16 REG0x1B_TS_Charging_Threshold_Control Register (Address = 0x1B) [Reset = 0x96]

REG0x1B_TS_Charging_Threshold_Control is shown in 表 8-24.

Return to the Summary Table.

表 8-24. REG0x1B_TS_Charging_Threshold_Control Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|-------|------|-------|------------------------|---|
| 7:6 | TS_T5 | R/W | 0x2 | Reset by: REG_RESET | TS T5 (HOT) threshold control: 00b = 41.2% (50C) 01b = 37.7% (55C) 10b = 34.375% (60C) 11b = 31.25% (65C) |
| 5:4 | TS_T3 | R/W | 0x1 | Reset by: REG_RESET | JEITA TS T3 (WARM) threshold control: 00b = 48.4% (40C) 01b = 44.8% (45C) 10b = 41.2% (50C) 11b = 37.7% (55C) |
| 3:2 | TS_T2 | R/W | 0x1 | Reset by: REG_RESET | JEITA TS T2 (COOL) threshold control: 00b = 71.1% (5C) 01b = 68.4% (10C) 10b = 65.5% (15C) 11b = 62.4% (20C) |
| 1:0 | TS_T1 | R/W | 0x2 | Reset by: REG_RESET | TS T1 (COLD) threshold control: 00b = 77.15% (-10C) 01b = 75.32% (-5C) 10b = 73.25% (0C) 11b = 71.1% (5C) |

8.5.17 REG0x1C_TS_Charging_Region_Behavior_Control Register (Address = 0x1C) [Reset = 0x57]

Product Folder Links: BQ25756

REG0x1C_TS_Charging_Region_Behavior_Control is shown in 表 8-25.

Return to the Summary Table.



表 8-25. REG0x1C_TS_Charging_Region_Behavior_Control Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|-------------|------|-------|---|--|
| 7 | RESERVED | R | 0x0 | | Reserved |
| 6:5 | JEITA_VSET | R/W | 0x2 | Reset by: REG_RESET | JEITA Warm (T3 < TS < T5) regulation voltage setting, as percentage of VFB_REG: |
| | | | | | 00b = Charge Suspend 01b = 94.3% x VFB_REG 10b = 97.6% x VFB_REG 11b = 100% x VFB_REG |
| 4 | JEITA_ISETH | R/W | 0x1 | Reset by: REG_RESET | JEITA Warm (T3 < TS < T5) regulation current setting, as percentage of ICHG_REG: |
| | | | | | 0b = 40% x ICHG_REG 1b = 100% x ICHG_REG |
| 3:2 | JEITA_ISETC | R/W | 0x1 | Reset by: REG_RESET | JEITA Cool (T1 < TS < T2) regulation current setting, as percentage of ICHG_REG: |
| | | | | | 00b = Charge Suspend 01b = 20% x ICHG_REG 10b = 40% x ICHG_REG 11b = 100% x ICHG_REG |
| 1 | EN_JEITA | R/W | 0x1 | EN_VREG_TEMP_COMP and EN_JEITA cannot be set to 1 at the same time. Reset by: REG_RESET | JEITA profile control: 0b = Disabled (COLD/HOT control only) 1b = Enabled (COLD/COOL/WARM/HOT control) |
| 0 | EN_TS | R/W | 0x1 | Reset by: REG_RESET | TS pin function control (applies to forward charging and reverse discharging modes): |
| | | | | | 0b = Disabled (ignore TS pin) 1b = Enabled |

8.5.18 REG0x1D_TS_Reverse_Mode_Threshold_Control Register (Address = 0x1D) [Reset = 0x40]

REG0x1D_TS_Reverse_Mode_Threshold_Control is shown in 表 8-26.

Return to the Summary Table.

表 8-26. REG0x1D TS Reverse Mode Threshold Control Register Field Descriptions

| | X 0 20. R2 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | | | | | |
|-----|--|------|-------|------------------------|--|--|--|--|
| Bit | Field | Туре | Reset | Notes | Description | | | |
| 7:6 | ВНОТ | R/W | 0x1 | Reset by: REG_RESET | Reverse Mode TS HOT temperature threshold control: 00b = 37.7% (55C) 01b = 34.2% (60C) 10b = 31.25%(65C) 11b = Disable | | | |
| 5 | BCOLD | R/W | 0x0 | Reset by: REG_RESET | Reverse Mode TS COLD temperature threshold control: 0b = 77.15% (-10C) 1b = 80% (-20C) | | | |
| 4:0 | RESERVED | R | 0x0 | | Reserved | | | |

8.5.19 REG0x1E_Reverse_Undervoltage_Control Register (Address = 0x1E) [Reset = 0x00]

REG0x1E_Reverse_Undervoltage_Control is shown in 表 8-27.

Return to the Summary Table.



表 8-27. REG0x1E_Reverse_Undervoltage_Control Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|-----------|------|-------|------------------------|---|
| 7 | RESERVED | R | 0x0 | | Reserved |
| 6 | RESERVED | R | 0x0 | | Reserved |
| 5 | SYSREV_UV | R/W | 0x0 | Reset by: REG_RESET | Reverse Mode System UVP: 0b = 80% of VSYS_REV target 1b = Fixed at 3.3V |
| 4 | RESERVED | R | 0x0 | | Reserved |
| 3 | RESERVED | R | 0x0 | | Reserved |
| 2 | RESERVED | R | 0x0 | | Reserved |
| 1 | RESERVED | R | 0x0 | | Reserved |
| 0 | RESERVED | R | 0x0 | | Reserved |

8.5.20 REG0x1F_VAC_Max_Power_Point_Detected Register (Address = 0x1F) [Reset = 0x0000]

REG0x1F VAC Max Power Point Detected is shown in 表 8-28.

Return to the Summary Table.

I2C REG0x20=[15:8], I2C REG0x1F=[7:0]

表 8-28. REG0x1F_VAC_Max_Power_Point_Detected Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-------|----------|------|-------|-------|--|
| 15:14 | RESERVED | R | 0x0 | | Reserved |
| 13:2 | VAC_MPP | R | 0x0 | | Input Voltage for Max Power Point detected: |
| | | | | | POR: 0mV (0h) Range: 0mV-60000mV (0h-BB8h) Clamped High Bit Step: 20mV |
| 1:0 | RESERVED | R | 0x0 | | Reserved |

8.5.21 REG0x21_Charger_Status_1 Register (Address = 0x21) [Reset = 0x00]

REG0x21_Charger_Status_1 is shown in 表 8-29.

Return to the Summary Table.

表 8-29. REG0x21_Charger_Status_1 Register Field Descriptions

| Bit | Field | Type | Reset | Notes | Description |
|-----|---------------|------|-------|-------|--|
| 7 | ADC_DONE_STAT | R | 0x0 | | ADC conversion status (in one-shot mode only): |
| | | | | | 0b = Conversion not complete 1b = Conversion complete |
| 6 | IAC_DPM_STAT | R | 0x0 | | Input Current regulation status: |
| | | | | | 0b = Normal 1b = In Input Current regulation (ILIM pin or IAC_DPM) |
| 5 | VAC_DPM_STAT | R | 0x0 | | Input Voltage regulation status: |
| | | | | | 0b = Normal 1b = In Input Voltage regulation (VAC_DPM or VSYS_REV) |
| 4 | RESERVED | R | 0x0 | | Reserved |
| 3 | WD_STAT | R | 0x0 | | I2C Watchdog timer status: |
| | | | | | 0b = Normal 1b = WD timer expired |

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



表 8-29. REG0x21_Charger_Status_1 Register Field Descriptions (continued)

| Bit | Field | Туре | Reset | Notes | Description |
|-----|-------------|------|-------|-------|---|
| 2:0 | CHARGE_STAT | R | 0x0 | | Charge cycle status: |
| | | | | | 000b = Not charging 001b = Trickle Charge (VBAT < VBAT_SHORT) 010b = Pre-Charge (VBAT < VBAT_LOWV) 011b = Fast Charge (CC mode) 100b = Taper Charge (CV mode) 101b = Reserved 110b = Top-off Timer Charge 111b = Charge Termination Done |

8.5.22 REG0x22_Charger_Status_2 Register (Address = 0x22) [Reset = 0x00]

REG0x22_Charger_Status_2 is shown in 表 8-30.

Return to the Summary Table.

表 8-30. REG0x22_Charger_Status_2 Register Field Descriptions

| | 20 | | ster i leiu bescriptions | | |
|-----|-----------|------|--------------------------|-------|--|
| Bit | Field | Туре | Reset | Notes | Description |
| 7 | PG_STAT | R | 0x0 | | Input Power Good status: |
| | | | | | 0b = Not Power Good 1b = Power Good |
| 6:4 | TS_STAT | R | 0x0 | | TS (Battery NTC) status: 000b = Normal 001b = TS Warm 010b = TS Cool 011b = TS Cold 100b = TS Hot |
| 3:2 | RESERVED | R | 0x0 | | Reserved |
| 1:0 | MPPT_STAT | R | 0x0 | | Max Power Point Tracking Algorithm status: 00b = MPPT Disabled 01b = MPPT Enabled, But Not Running 10b = Full Panel Sweep In Progress 11b = Max Power Voltage Detected |

8.5.23 REG0x23_Charger_Status_3 Register (Address = 0x23) [Reset = 0x00]

REG0x23_Charger_Status_3 is shown in 表 8-31.

Return to the Summary Table.

表 8-31. REG0x23 Charger Status 3 Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|---------------|------|-------|-------|---|
| 7:6 | RESERVED | R | 0x0 | | Reserved |
| 5:4 | FSW_SYNC_STAT | R | 0x0 | | FSW_SYNC pin status: 00b = Normal, no external clock detected 01b = Valid ext. clock detected 10b = Pin fault (frequency out-of-range) 11b = Reserved |
| 3 | CV_TMR_STAT | R | 0x0 | | CV Timer status: 0b = Normal 1b = CV Timer Expired |
| 2 | REVERSE_STAT | R | 0x0 | | Converter Reverse Mode status: 0b = Reverse Mode off 1b = Reverse Mode On |



表 8-31. REG0x23_Charger_Status_3 Register Field Descriptions (continued)

| Bit | Field | Туре | Reset | Notes | Description |
|-----|----------|------|-------|-------|-------------|
| 1 | RESERVED | R | 0x0 | | Reserved |
| 0 | RESERVED | R | 0x0 | | Reserved |

8.5.24 REG0x24_Fault_Status Register (Address = 0x24) [Reset = 0x00]

REG0x24_Fault_Status is shown in 表 8-32.

Return to the Summary Table.

表 8-32. REG0x24_Fault_Status Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|---------------|------|-------|---|--|
| 7 | VAC_UV_STAT | R | 0x0 | | Input under-voltage status: |
| | | | | | 0b = Input Normal 1b = Device in Input under-voltage protection |
| 6 | VAC_OV_STAT | R | 0x0 | | Input over-voltage status: |
| | | | | | 0b = Input Normal 1b = Device in Input over-voltage protection |
| 5 | IBAT_OCP_STAT | R | 0x0 | | Battery over-current status: |
| | | | | | 0b = Battery current normal 1b = Battery over-current detected |
| 4 | VBAT_OV_STAT | R | 0x0 | | Battery over-voltage status: |
| | | | | | 0b = Normal 1b = Device in Battery over-voltage protection |
| 3 | TSHUT_STAT | R | 0x0 | | Thermal shutdown status: |
| | | | | | 0b = Normal 1b = Device in thermal shutdown protection |
| 2 | CHG_TMR_STAT | R | 0x0 | | Charge safety timer status: |
| | | | | | 0b = Normal 1b = Charge safety timer expired |
| 1 | DRV_OKZ_STAT | R | 0x0 | In battery-only mode with | DRV_SUP pin voltage status: |
| | | | | ADC disabled, this bit always reads '1' | 0b = Normal 1b = DRV_SUP pin voltage is out of valid range |
| 0 | RESERVED | R | 0x0 | | Reserved |

8.5.25 REG0x25_Charger_Flag_1 Register (Address = 0x25) [Reset = 0x00]

REG0x25_Charger_Flag_1 is shown in 表 8-33.

Return to the Summary Table.

表 8-33. REG0x25_Charger_Flag_1 Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|---------------|------|-------|-------|---|
| 7 | ADC_DONE_FLAG | R | 0x0 | | ADC conversion INT flag (in one-shot mode only): Note: always reads 0 in continuous mode Access: R (ClearOnRead) 0b = Conversion not complete 1b = Conversion complete |
| 6 | IAC_DPM_FLAG | R | 0x0 | | Input Current regulation INT flag: Access: R (ClearOnRead) 0b = Normal 1b = Device entered Input Current regulation |



表 8-33. REG0x25_Charger_Flag_1 Register Field Descriptions (continued)

| | | | | Ta Boodifptiono (continuou) | |
|-----|--------------|------|-------------|-----------------------------|--|
| Bit | Field | Type | Reset | Notes | Description |
| 5 | VAC_DPM_FLAG | R | 0x0 | | Input Voltage regulation INT flag: |
| | | | | | Access: R (ClearOnRead) |
| | | | | | 0b = Normal |
| | | | | | 1b = Device entered Input Voltage regulation |
| 4 | RESERVED | R | 0x0 | | Reserved |
| 3 | WD_FLAG | R | 0x0 | | I2C Watchdog timer INT flag: |
| | | | | | Access: R (ClearOnRead) |
| | | | | | 0b = Normal |
| | | | | | 1b = WD_STAT rising edge detected |
| 2 | RESERVED | R | 0x0 | | Reserved |
| 1 | CV_TMR_FLAG | R | 0x0 | | CV timer INT flag: |
| | | | | | Access: R (ClearOnRead) |
| | | | | | 0b = Normal |
| | | | | | 1b = CV timer expired rising edge detected |
| 0 | CHARGE_FLAG | R | 0x0 | | Charge cycle INT flag: |
| | | | | | Access: R (ClearOnRead) |
| | | | | | 0b = Not charging |
| | | | | | 1b = CHARGE_STAT[2:0] bits changed (transition to any state) |
| | | | | | any state) |

8.5.26 REG0x26_Charger_Flag_2 Register (Address = 0x26) [Reset = 0x00]

REG0x26_Charger_Flag_2 is shown in 表 8-34.

Return to the Summary Table.

表 8-34. REG0x26_Charger_Flag_2 Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|---------------|------|-------|-------|--|
| 7 | PG_FLAG | R | 0x0 | | Input Power Good INT flag: |
| | | | | | Access: R (ClearOnRead) 0b = Normal 1b = PG signal toggle detected |
| 6 | RESERVED | R | 0x0 | | Reserved |
| 5 | RESERVED | R | 0x0 | | Reserved |
| 4 | TS_FLAG | R | 0x0 | | TS (Battery NTC) INT flag: |
| | | | | | Access: R (ClearOnRead) 0b = Normal 1b = TS_STAT[2:0] bits changed (transitioned to any state) |
| 3 | REVERSE_FLAG | R | 0x0 | | Reverse Mode INT flag: |
| | | | | | Access: R (ClearOnRead) 0b = Normal 1b = Reverse Mode toggle detected |
| 2 | RESERVED | R | 0x0 | | Reserved |
| 1 | FSW_SYNC_FLAG | R | 0x0 | | FSW_SYNC pin signal INT flag: |
| | | | | | Access: R (ClearOnRead) 0b = Normal 1b = FSW_SYNC status changed |



表 8-34. REG0x26_Charger_Flag_2 Register Field Descriptions (continued)

| Bit | Field | Туре | Reset | Notes | Description |
|-----|-----------|------|-------|-------|--|
| 0 | MPPT_FLAG | R | 0x0 | | Max Power Point Tracking INT flag: |
| | | | | | Access: R (ClearOnRead) 0b = Normal 1b = MPPT_STAT[1:0] bits changed (transitioned to any state) |

8.5.27 REG0x27_Fault_Flag Register (Address = 0x27) [Reset = 0x00]

REG0x27_Fault_Flag is shown in 表 8-35.

Return to the Summary Table.

表 8-35. REG0x27 Fault Flag Register Field Descriptions

| | | | | | egister Field Descriptions |
|-----|---------------|------|-------|-------|---|
| Bit | Field | Type | Reset | Notes | Description |
| 7 | VAC_UV_FLAG | R | 0x0 | | Input under-voltage INT flag: |
| | | | | | Access: R (ClearOnRead) |
| | | | | | 0b = Normal |
| | | | | | 1b = Entered input under-voltage fault |
| 6 | VAC_OV_FLAG | R | 0x0 | | Input over-voltage INT flag: |
| | | | | | Access: R (ClearOnRead) |
| | | | | | 0b = Normal |
| | | | | | 1b = Entered Input over-voltage fault |
| 5 | IBAT_OCP_FLAG | R | 0x0 | | Battery over-current INT flag: |
| | | | | | Access: R (ClearOnRead) |
| | | | | | 0b = Normal |
| | | | | | 1b = Entered Battery over-current fault |
| 4 | VBAT_OV_FLAG | R | 0x0 | | Battery over-voltage INT flag: |
| | | | | | Access: R (ClearOnRead) |
| | | | | | 0b = Normal |
| | | | | | 1b = Entered battery over-voltage fault |
| 3 | TSHUT_FLAG | R | 0x0 | | Thermal shutdown INT flag: |
| | | | | | Access: R (ClearOnRead) |
| | | | | | 0b = Normal |
| | | | | | 1b = Entered TSHUT fault |
| 2 | CHG_TMR_FLAG | R | 0x0 | | Charge safety timer INT flag: |
| | | | | | Access: R (ClearOnRead) |
| | | | | | 0b = Normal |
| | | | | | 1b = Charge Safety timer expired rising edge detected |
| 1 | DRV_OKZ_FLAG | R | 0x0 | | DRV_SUP pin voltage INT flag: |
| | | | | | Access: R (ClearOnRead) |
| | | | | | 0b = Normal |
| | | | | | 1b = DRV_SUP pin fault detected |
| 0 | RESERVED | R | 0x0 | | Reserved |

8.5.28 REG0x28_Charger_Mask_1 Register (Address = 0x28) [Reset = 0x00]

REG0x28_Charger_Mask_1 is shown in 表 8-36.

Return to the Summary Table.

54



表 8-36. REG0x28_Charger_Mask_1 Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|---------------|------|-------|-----------|---|
| 7 | ADC_DONE_MASK | R/W | 0x0 | Reset by: | ADC conversion INT mask (in one-shot mode only): |
| | | | | REG_RESET | 0b = ADC_DONE produces INT pulse 1b = ADC_DONE does not produce INT pulse |
| 6 | IAC_DPM_MASK | R/W | 0x0 | Reset by: | Input Current regulation INT mask: |
| | | | | REG_RESET | 0b = IAC_DPM_FLAG produces INT pulse 1b = IAC_DPM_FLAG does not produce INT pulse |
| 5 | VAC_DPM_MASK | R/W | 0x0 | Reset by: | Input Voltage regulation INT mask: |
| | | | | REG_RESET | 0b = VAC_DPM_FLAG produces INT pulse 1b = VAC_DPM_FLAG does not produce INT pulse |
| 4 | RESERVED | R | 0x0 | | Reserved |
| 3 | WD_MASK | R/W | 0x0 | Reset by: | I2C Watchdog timer INT mask: |
| | | | | REG_RESET | 0b = WD expiration produces INT pulse 1b = WD expiration does not produce INT pulse |
| 2 | RESERVED | R | 0x0 | | Reserved |
| 1 | CV_TMR_MASK | R/W | 0x0 | Reset by: | CV timer INT mask: |
| | | | | REG_RESET | 0b = CV Timer expired rising edge produces INT pulse 1b = CV Timer expired rising edge does not produce INT pulse |
| 0 | CHARGE_MASK | R/W | 0x0 | Reset by: | Charge cycle INT mask: |
| | | | | REG_RESET | 0b = CHARGE_STAT change produces INT pulse 1b = CHARGE_STAT change does not produces INT pulse |

8.5.29 REG0x29_Charger_Mask_2 Register (Address = 0x29) [Reset = 0x00]

REG0x29_Charger_Mask_2 is shown in 表 8-37.

Return to the Summary Table.

表 8-37. REG0x29_Charger_Mask_2 Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|---------------|------|-------|-----------|---|
| 7 | PG_MASK | R/W | 0x0 | Reset by: | Input Power Good INT mask: |
| | | | | REG_RESET | 0b = PG toggle produces INT pulse 1b = PG toggle does not produce INT pulse |
| 6 | RESERVED | R | 0x0 | | Reserved |
| 5 | RESERVED | R | 0x0 | | Reserved |
| 4 | TS_MASK | R/W | 0x0 | Reset by: | TS (Battery NTC) INT mask: |
| | | | | REG_RESET | 0b = TS_STAT change produces INT pulse 1b = TS_STAT change does not produce INT pulse |
| 3 | REVERSE_MASK | R/W | 0x0 | Reset by: | Reverse Mode INT mask: |
| | | | | REG_RESET | 0b = REVERSE_STAT toggle produces INT pulse 1b = REVERSE_STAT toggle does no produce INT pulse |
| 2 | RESERVED | R | 0x0 | | Reserved |
| 1 | FSW_SYNC_MASK | R/W | 0x0 | Reset by: | FSW_SYNC pin signal INT mask: |
| | | | | REG_RESET | 0b = FSW_SYNC status change produces INT pulse 1b = FSW_SYNC status change does not produce INT pulse |



表 8-37. REG0x29_Charger_Mask_2 Register Field Descriptions (continued)

| Bit | Field | Туре | Reset | Notes | Description |
|-----|-----------|------|-------|-------|--|
| 0 | MPPT_MASK | R/W | 0x0 | | Max Power Point Tracking INT mask: 0b = MPPT_STAT rising edge produces INT pulse 1b = MPPT_STAT rising edge does no produce INT pulse |

8.5.30 REG0x2A_Fault_Mask Register (Address = 0x2A) [Reset = 0x00]

REG0x2A_Fault_Mask is shown in 表 8-38.

Return to the Summary Table.

表 8-38. REG0x2A_Fault_Mask Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|---------------|------|-------|------------------------|--|
| 7 | 1 | R/W | 0x0 | | • |
| | VAC_UV_MASK | R/VV | OXU | Reset by: REG_RESET | Input under-voltage INT mask: 0b = Input under-voltage event produces INT pulse 1b = Input under-voltage event does not produce INT pulse |
| 6 | VAC_OV_MASK | R/W | 0x0 | Reset by: REG_RESET | Input over-voltage INT mask: 0b = Input over-voltage event produces INT pulse 1b = Input over-voltage event does not produce INT pulse |
| 5 | IBAT_OCP_MASK | R/W | 0x0 | Reset by: | Battery over-current INT mask: |
| | | | | REG_RESET | 0b = Battery over-current event produces INT pulse 1b = Battery over-current event does not produce INT pulse |
| 4 | VBAT_OV_MASK | R/W | 0x0 | Reset by: | Battery over-voltage INT mask: |
| | | | | REG_RESET | 0b = Battery over-voltage event produces INT pulse 1b = Battery over-voltage event does not produce INT pulse |
| 3 | TSHUT_MASK | R/W | 0x0 | Reset by: | Thermal shutdown INT mask: |
| | | | | REG_RESET | 0b = TSHUT event produces INT pulse 1b = TSHUT event does not produce INT pulse |
| 2 | CHG_TMR_MASK | R/W | 0x0 | Reset by: | Charge safety timer INT mask: |
| | | | | REG_RESET | 0b = Timer expired rising edge produces INT pulse 1b = Timer expired rising edge does not produce INT pulse |
| 1 | DRV_OKZ_MASK | R/W | 0x0 | Reset by: | DRV_SUP pin voltage INT mask: |
| | | | | REG_RESET | 0b = DRV_SUP pin fault produces INT pulse 1b = DRV_SUP pin fault does not produce INT pulse |
| 0 | RESERVED | R | 0x0 | | Reserved |

8.5.31 REG0x2B_ADC_Control Register (Address = 0x2B) [Reset = 0x60]

REG0x2B_ADC_Control is shown in 表 8-39.

Return to the Summary Table.

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: BQ25756 表 8-39. REG0x2B_ADC_Control Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|--------------|------|-------|--|--|
| 7 | ADC_EN | R/W | 0x0 | When EN_VREG_TEMP_COMP = 1, the ADC will be automatically enabled, regardless of the status of ADC_EN Reset by: REG_RESET WATCHDOG | ADC control: 0b = Disable ADC 1b = Enable ADC |
| 6 | ADC_RATE | R/W | 0x1 | Reset by: REG_RESET | ADC conversion rate control: 0b = Continuous conversion 1b = One-shot conversion |
| 5:4 | ADC_SAMPLE | R/W | 0x2 | Reset by: REG_RESET | ADC sample speed: 00b = 15 bit effective resolution 01b = 14 bit effective resolution 10b = 13 bit effective resolution 11b = Reserved |
| 3 | ADC_AVG | R/W | 0x0 | Reset by: REG_RESET | ADC average control: 0b = Single value 1b = Running average |
| 2 | ADC_AVG_INIT | R/W | 0x0 | Reset by: REG_RESET | ADC average initial value control: 0b = Start average using existing register value 1b = Start average using new ADC conversion |
| 1:0 | RESERVED | R | 0x0 | | Reserved |

8.5.32 REG0x2C_ADC_Channel_Control Register (Address = 0x2C) [Reset = 0x0A]

REG0x2C_ADC_Channel_Control is shown in 表 8-40.

Return to the Summary Table.

表 8-40. REG0x2C_ADC_Channel_Control Register Field Descriptions

| Bit | Field | Type | Reset | Notes | Description |
|-----|--------------|------|-------|--|--|
| 7 | IAC_ADC_DIS | R/W | 0x0 | Reset by: REG_RESET | IAC ADC control 0b = Enable 1b = Disable |
| 6 | IBAT_ADC_DIS | R/W | 0x0 | Recommend to disable IBAT ADC channel when EN_IBAT_LOAD bit is 1 Reset by: REG_RESET | IBAT ADC control 0b = Enable 1b = Disable |
| 5 | VAC_ADC_DIS | R/W | 0x0 | Reset by: REG_RESET | VAC ADC control 0b = Enable 1b = Disable |
| 4 | VBAT_ADC_DIS | R/W | 0x0 | Reset by: REG_RESET | VBAT ADC control 0b = Enable 1b = Disable |
| 3 | RESERVED | R | 0x0 | | Reserved |
| 2 | TS_ADC_DIS | R/W | 0x0 | Reset by: REG_RESET | TS ADC control 0b = Enable 1b = Disable |



表 8-40. REG0x2C_ADC_Channel_Control Register Field Descriptions (continued)

| | | | | | . , , , , , , , , , , , , , , , , , , , |
|-----|-------------|------|-------|------------------------|--|
| Bit | Field | Туре | Reset | Notes | Description |
| 1 | VFB_ADC_DIS | R/W | 0x1 | Reset by: REG_RESET | VFB ADC control Recommend to disable this channel when charging is enabled |
| | | | | | 0b = Enable 1b = Disable |
| 0 | RESERVED | R | 0x0 | | Reserved |

8.5.33 REG0x2D_IAC_ADC Register (Address = 0x2D) [Reset = 0x0000]

REG0x2D_IAC_ADC is shown in 表 8-41.

Return to the Summary Table.

I2C REG0x2E=[15:8], I2C REG0x2D=[7:0]

表 8-41. REG0x2D_IAC_ADC Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|------|---------|------|-------|-------|---|
| 15:0 | IAC_ADC | R | 0x0 | | IAC ADC reading with 5mΩ RAC_SNS: Reported as 2s complement |
| | | | | | POR: 0mA(0h) Format: 2s Complement Range: -20000mA - 20000mA (9E58h-61A8h) Clamped Low Clamped High Bit Step: 0.8mA |

8.5.34 REG0x2F_IBAT_ADC Register (Address = 0x2F) [Reset = 0x0000]

REG0x2F_IBAT_ADC is shown in 表 8-42.

Return to the Summary Table.

I2C REG0x30=[15:8], I2C REG0x2F=[7:0]

表 8-42. REG0x2F_IBAT_ADC Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|------|----------|------|-------|-------|--|
| 15:0 | IBAT_ADC | R | 0x0 | | IBAT ADC reading with $5m\Omega$ RBAT_SNS: Reported as 2s complement |
| | | | | | POR: 0mA (0h) Format: 2s Complement Range: -20000mA-20000mA (D8F0h-2710h) Clamped Low Clamped High Bit Step: 2mA |

Product Folder Links: BQ25756

$8.5.35 \text{ REG0x31_VAC_ADC Register}$ (Address = 0x31) [Reset = 0x0000]

REG0x31_VAC_ADC is shown in 表 8-43.

Return to the Summary Table.

I2C REG0x32=[15:8], I2C REG0x31=[7:0]

Copyright © 2023 Texas Instruments Incorporated

表 8-43. REG0x31_VAC_ADC Register Field Descriptions

| | pro in in a production of the | | | | | |
|------|---|------|-------|-------|---|--|
| Bit | Field | Туре | Reset | Notes | Description | |
| 15:0 | VAC_ADC | R | 0x0 | | VAC ADC reading: Reported as unsigned integer POR: 0mV (0h) Format: 2s Complement Range: 0mV-65534mV (0h-7FFFh) Clamped Low Bit Step: 2mV | |

8.5.36 REG0x33_VBAT_ADC Register (Address = 0x33) [Reset = 0x0000]

REG0x33_VBAT_ADC is shown in 表 8-44.

Return to the Summary Table.

I2C REG0x34=[15:8], I2C REG0x33=[7:0]

表 8-44. REG0x33_VBAT_ADC Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|------|----------|------|-------|-------|---|
| 15:0 | VBAT_ADC | R | 0x0 | | VBAT ADC reading: Reported as unsigned integer |
| | | | | | POR: 0mV (0h) Format: 2s Complement Range: 0mV-65534mV (0h-7FFFh) Clamped Low Bit Step: 2mV |

8.5.37 REG0x37_TS_ADC Register (Address = 0x37) [Reset = 0x0000]

REG0x37_TS_ADC is shown in 表 8-45.

Return to the Summary Table.

I2C REG0x38=[15:8], I2C REG0x37=[7:0]

表 8-45. REG0x37 TS ADC Register Field Descriptions

| | | | | | - |
|------|--------|------|-------|-------|---|
| Bit | Field | Туре | Reset | Notes | Description |
| 15:0 | TS_ADC | R | 0x0 | | TS ADC reading as percentage of REGN: Reported as unsigned integer |
| | | | | | POR: 0%(0h) Range: 0% - 99.90234375% (0h-3FFh) Clamped High Bit Step: 0.09765625% |

Product Folder Links: BQ25756

8.5.38 REG0x39_VFB_ADC Register (Address = 0x39) [Reset = 0x0000]

REG0x39_VFB_ADC is shown in 表 8-46.

Return to the Summary Table.

I2C REG0x3A=[15:8], I2C REG0x39=[7:0]



表 8-46. REG0x39_VFB_ADC Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|------|---------|------|-------|-------|--|
| 15:0 | VFB_ADC | R | 0x0 | | VFB ADC reading: |
| | | | | | POR: 0mV (0h) Range: 0mV-2047mV (0h-7FFh) Clamped High Bit Step: 1mV |

8.5.39 REG0x3B_Gate_Driver_Strength_Control Register (Address = 0x3B) [Reset = 0x00]

REG0x3B_Gate_Driver_Strength_Control is shown in 表 8-47.

Return to the Summary Table.

表 8-47. REG0x3B Gate Driver Strength Control Register Field Descriptions

| | 32 0-47. REGUISE_Grate_Driver_Strength_Control Register Field Descriptions | | | | | | | |
|-----|--|------|-------|------------------------|---|--|--|--|
| Bit | Field | Type | Reset | Notes | Description | | | |
| 7:6 | BOOST_HS_DRV | R/W | 0x0 | Reset by: REG_RESET | Boost High Side FET Gate Driver Strength: 00b = Fastest 01b = Faster 10b = Slower 11b = Slowest | | | |
| 5:4 | BUCK_HS_DRV | R/W | 0x0 | Reset by: REG_RESET | Buck High Side FET Gate Driver Strength: 00b = Fastest 01b = Faster 10b = Slower 11b = Slowest | | | |
| 3:2 | BOOST_LS_DRV | R/W | 0x0 | Reset by: REG_RESET | Boost Low Side FET Gate Driver Strength: 00b = Fastest 01b = Faster 10b = Slower 11b = Slowest | | | |
| 1:0 | BUCK_LS_DRV | R/W | 0x0 | Reset by: REG_RESET | Buck Low Side FET Gate Driver Strength: 00b = Fastest 01b = Faster 10b = Slower 11b = Slowest | | | |

8.5.40 REG0x3C_Gate_Driver_Dead_Time_Control Register (Address = 0x3C) [Reset = 0x00]

REG0x3C_Gate_Driver_Dead_Time_Control is shown in 表 8-48.

Return to the Summary Table.

表 8-48. REG0x3C_Gate_Driver_Dead_Time_Control Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|---------------------|------|-------|------------------------|---|
| 7:4 | RESERVED | R | 0x0 | | Reserved |
| 3:2 | BOOST_DEAD_TIM E | R/W | 0x0 | Reset by: REG_RESET | Boost Side FETs Dead Time Control: 00b = 45ns 01b = 75ns 10b = 105ns 11b = 135ns |
| 1:0 | BUCK_DEAD_TIME | R/W | 0x0 | Reset by: REG_RESET | Buck Side FETs Dead Time Control: 00b = 45ns 01b = 75ns 10b = 105ns 11b = 135ns |

8.5.41 REG0x3D_Part_Information Register (Address = 0x3D) [Reset = 0x12]

REG0x3D_Part_Information is shown in 表 8-49.

Return to the Summary Table.

表 8-49. REG0x3D_Part_Information Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|----------|------|-------|-------|-------------------------------|
| 7 | RESERVED | R | 0x0 | | Reserved |
| 6:3 | PART_NUM | R | 0x2 | | Part Number: 010 - BQ25756 |
| 2:0 | DEV_REV | R | 0x2 | | Device Revision: |

8.5.42 REG0x62_Reverse_Mode_Battery_Discharge_Current Register (Address = 0x62) [Reset = 0x02]

REG0x62_Reverse_Mode_Battery_Discharge_Current is shown in 表 8-50.

Return to the Summary Table.

表 8-50. REG0x62_Reverse_Mode_Battery_Discharge_Current Register Field Descriptions

| Bit | Field | Туре | Reset | Notes | Description |
|-----|----------------------------|------|-------|------------------------|--|
| 7:6 | IBAT_REV | R/W | 0x0 | Reset by: REG_RESET | Reverse mode battery discharge current limit: 00b = 20A 01b = 15A 10b = 10A 11b = 5A |
| 5:2 | RESERVED | R | 0x0 | | Reserved |
| 1 | EN_CONV_FAST_T RANSIENT | R/W | 0x1 | Reset by: REG_RESET | Enable converter fast transient response in reverse mode only - 0b = Disable 1b = Enable |
| 0 | RESERVED | R | 0x0 | | Reserved |



9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

9.2 Typical Applications

9.2.1 Typical Application

The device can be configured as a solar charger using the MPPT Control register (REG1A). When the input source falls outside the VAC operating window programmed through ACUV and ACOV, the device automatically stops switching.

9-1 shows a typical schematic when using the device as a solar charging from either single 18-V panel or two panels in series up-to 36 Vin. The charging parameters and MPPT search window are programmed via the I²C registers.




図 9-1. BQ25756: Solar Charging with Autonomous MPPT Algorithm to Charge 4s Battery with Maximum 15-A Charge Current

表 9-1. Recommended Part Numbers:

| & o i. Recommended i dit Numbers. | | | | | | |
|-----------------------------------|--------------|-------------------------|--|--|--|--|
| COMPONENT | VALUE | RECOMMENDED PART NUMBER | | | | |
| Q1, Q2, Q3, Q4 | 60 V, 3.1 mΩ | AONS66614 | | | | |
| L1 | 10 μH, 12 mΩ | IHLP6767GZ-01 | | | | |

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



9.2.1.1 Design Requirements

For this design example, use the parameters shown in the table below.

| 表 | 9-2. | Design | Parameters |
|---|------|--------|-------------------|
|---|------|--------|-------------------|

| PARAMETER | VALUE |
|--|------------------------------------|
| Input voltage operating range (V _{AC}) | 12 V to 48 V |
| Input current limit (I _{AC}) | Optimal current determined by MPPT |
| Output current limit (I _{OUT}) | 15 A |
| Battery charge voltage (V _{BAT_REG}) | 17.4 V |
| Switching frequency | 250 kHz |

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 ACUV / ACOV Input Voltage Operating Window Programming

The input voltage operating window is programmed by an ACUV / ACOV window with a resistor divider from VAC to GND. The top resistor, RAC1 is typically selected as 1,000 k Ω to minimize the input voltage leakage current. Assuming the desired trip-points for under-voltage and over-voltage protection are labeled V_{VACUVP} and V_{VACOVP} , the resistor divider required can be calculated as follows. The internal reference for the over-voltage threshold (VREF_ACOV) is 1.2 V. The internal reference for the under-voltage threshold (VREF_ACUV) is 1.1 V.




図 9-2. ACUV and ACOV Resistor Divider

$$V_{VACOVP} = \frac{1.2V(1,000k\Omega + R_{AC2} + R_{AC3})}{R_{AC3}}$$
 (8)

$$V_{VACUVP} = \frac{1.1V(1,000k\Omega + R_{AC2} + R_{AC3})}{R_{AC2} + R_{AC3}}$$
(9)

For the default device operating window of 4.2 V to 60 V, the ACUV can be pulled up directly to VAC, while the ACOV can be pulled directly to GND.

9.2.1.2.2 Charge Voltage Selection

The battery regulation voltage is programmed using a resistor divider to the FB pin. The default internal voltage reference is 1.536 V, and can be changed via the VFB_REG register bits. The top of the resistor divider is selected to be 249 $k\Omega$.

 $R_{TOP} = 249 \text{ k}\Omega$

The bottom resistor can be calculated as:

$$R_{BOT} = R_{TOP} \times \frac{V_{FB}}{V_{BATREG} - V_{FB}} + R_{FBG} \tag{10}$$

Product Folder Links: BQ25756

where

- V_{FB} is the target feedback voltage programmed through I²C (default 1.536 V),
- V_{BATREG} is the desired battery regulation target (16.8 V in this example)



R_{FBG} is the internal FBG pull-down resistor (33 Ω)

$$R_{FB\ BOT} = 25.09 \text{ k}\Omega.$$

Choosing the nearest 0.1% resistor value, gives R_{FB_BOT} = 24.88 k Ω , for a nominal charge voltage of 16.89 V. Further fine-tuning of the regulation voltage can be achieved by changing the internal feedback reference. For example, to get the regulation voltage to exactly 16.8 V with the selected resistor divider, the internal voltage reference could be changed to 1.528 V via VFB REG.

It is recommended to use 0.1% accurate resistors to maximize the charge voltage accuracy.

9.2.1.2.3 Switching Frequency Selection

The switching frequency is set by a resistor connected from the FSW_SYNC pin to PGND. The RFSW resistor required to set the desired frequency is calculated using 式 3 or 表 8-2. A 0.1% standard resistor of 133 k Ω is selected to set f_{SW} = 250 kHz.

9.2.1.2.4 Inductor Selection

Higher switching frequency allows the use of smaller inductor and capacitor values. Inductor saturation current should be higher than the inductor current (I_L) plus half the ripple current (I_{RIPPLE}):

$$I_{SAT} \ge I_L + \frac{1}{2} I_{RIPPLE} \tag{11}$$

The inductor ripple current in buck operation depends on input voltage (V_{AC}), duty cycle ($D_{BUCK} = V_{BAT}/V_{AC}$), switching frequency (f_{SW}) and inductance (L):

$$I_{RIPPLE_BUCK} = \frac{V_{AC} \times D_{BUCK} \times (1 - D_{BUCK})}{f_{SW} \times L}$$
(12)

During boost operation, the duty cycle is: $D_{BOOST} = 1 - (V_{AC}/V_{BAT})$. The inductor ripple current is:

$$I_{RIPPLE_BOOST} = \frac{V_{AC} \times D_{BOOST}}{f_{SW} \times L} \tag{13}$$

The maximum inductor ripple current happens with D = 0.5 or close to 0.5. Ripple calculations should be analyzed for both forward and reverse operating modes if applicable.

Usually inductor ripple is designed in the range of (20 - 40%) maximum inductor current (in either forward or reverse mode) as a trade-off between inductor size and efficiency for a practical design.

9.2.1.2.5 Input (VAC) Capacitor

Input capacitor should have enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the output when duty cycle is 0.5 in forward buck mode, or reverse boost mode. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current occurs where the duty cycle is closest to 50% and can be estimated by 式 14:

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)} \tag{14}$$

A combination of ceramic and bulk capacitors should be used to provide a short path for high di/dt current and to reduce the voltage ripple. Ceramic capacitors should be placed close to the switching half-bridge. Given total bulk input capacitance, it is recommended to distribute equally on either side of R_{AC_SNS}. The complete schematic is a good starting point for input capacitor for typical applications.

9.2.1.2.6 Output (VBAT) Capacitor

In forward boost mode or reverse buck mode, the output capacitor conducts high ripple current. The output capacitor RMS ripple current is given by where the minimum VAC corresponds to the maximum capacitor current.

Copyright © 2023 Texas Instruments Incorporated



$$I_{CBAT} = I_{BAT} \sqrt{\frac{V_{BAT}}{V_{AC}} - 1} \tag{15}$$

A 5-mΩ output capacitor ESR causes an output voltage ripple of 74 mV as given by:

$$\Delta V_{RIPPLE(ESR)} = I_{BAT} \times \frac{V_{BAT}}{V_{AC,min}} \times ESR$$
 (16)

A 140-µF output capacitor causes a capacitive ripple voltage of 66 mV as given by:

$$\Delta V_{RIPPLE(CBAT)} = I_{BAT} \times \frac{\left(1 - \frac{V_{AC,min}}{V_{BAT}}\right)}{c_{BAT} \times f_{SW}}$$
(17)

A combination of ceramic and bulk capacitors should be used to provide low ESR and high ripple current capacity. Ceramic capacitors should be placed close to the switching half-bridge. Given total bulk output capacitance, it is recommended to distribute equally on either side of RBAT SNS. The complete schematic is a good starting point for C_{BAT} for typical applications.

9.2.1.2.7 Sense Resistor (R_{AC SNS} and R_{BAT SNS}) and Current Programming

The battery current sense resistor between SRP and SRN is fixed at 5 m Ω ; using a different value is not recommended. The input current sense resistor between ACP and ACN is typically 2 m Ω , but can be increased to achieve better accuracy at lower sensed currents. In USB-PD EPR applications, a 5-m Ω sense resistor is recommended to achieve programmability in 50 mA/step. In addition, if input current limit function is not desired, ACP and ACN may be shorted together. For both of these sense resistors, a filter network is recommended as shown in the Typical Application.

For both the input current and the output current, the limits may be programmed using the I²C interface or an external programming resistor on ILIM HIZ and ICHG pins, respectively.

| PARAMETER | FORMULA | VALUE |
|-------------------------------|---------------------|---|
| Input Current Hardware Limit | Unused | Pull ILIM_HIZ pin to GND |
| Input Current Software Limit | Unused, set by MPPT | REG06 = $0x0640 (20 \text{ A with } 5-m\Omega R_{AC_SNS})$ |
| Output Current Hardware Limit | Unused | Pull ICHG pin to GND |
| Output Current Software Limit | ICHG = 15 A | REG02 = 0x04B0 (15 A) |

The default input sense resistor ($R_{AC\ SNS}$) is 2 m Ω , and the register allows for a range of up-to 50-A input current limit. If lower currents are desired, it is possible to use a higher resistor, such as 5 m Ω . In this case, the IAC DPM register value should be multiplied by a factor of 2/5 to program the correct current. For example, if a 5-m Ω R_{AC SNS} is used, and the register is programmed to a value of 0x60, the true maximum current across the $R_{AC~SNS}$ will be: 12A * 2/5 = 4.8 A. Similarly, the K_{ILIM} parameter used to set the ILIM_HIZ pull-down resistor should be scaled by 2/5. For example, with a 5-m Ω R_{AC SNS} resistor, a 6-A current limit would be achieved as: $R_{ILIM} = K_{ILIM} * (2/5) / 6A = 3.3 k\Omega.$

9.2.1.2.8 Power MOSFETs Selection

Four external N-channel MOSFETs are used for a synchronous switching buck-boost battery charger. The gate drivers are integrated into the IC with 5 V of gate drive voltage. An external gate drive voltage can be provided directly into the DRV SUP pin for increased efficiency.

Figure-of-merit (FOM) is usually used for selecting proper MOSFET based on a tradeoff between the conduction loss and switching loss. For the top side MOSFET, FOM is defined as the product of a MOSFET's on-resistance, R_{DS(ON)}, and the gate-to-drain charge, Q_{GD}. For the bottom side MOSFET, FOM is defined as the product of the MOSFET's on-resistance, R_{DS(ON)}, and the total gate charge, Q_G.

$$FOM_{top} = R_{DS(on)} \cdot Q_{GD}; FOM_{bottom} = R_{DS(on)} \cdot Q_{G}$$
(18)



The lower the FOM value, the lower the total power loss. Usually lower $R_{DS(ON)}$ has higher cost with the same package size.

The top-side MOSFET loss includes conduction loss and switching loss. Taking buck mode operation as an example the power loss is a function of duty cycle ($D=V_{OUT}/V_{IN}$), charging current (I_{CHG}), MOSFET's onresistance ($R_{DS(ON) \ top}$), input voltage (V_{IN}), switching frequency (f_S), turn-on time (f_{ON}) and turn-off time (f_{OM}):

$$P_{top} = P_{con top} + P_{sw top}$$
 (19)

$$P_{con top} = D \cdot I_{L RMS}^{2} \cdot R_{DS(on) top};$$
(20)

$$I_{L RMS}^{2} = I_{L DC}^{2} + I_{ripple}^{2} / 12$$
 (21)

- I_{L DC} is the average inductor DC current;
- I_{ripple} is the inductor current ripple peak-to-peak value;

$$P_{sw top} = P_{IV top} + P_{Qoss top} + P_{Gate top};$$
(22)

The first item P_{con_top} represents the conduction loss which is straight forward. The second term P_{sw_top} represents the multiple switching loss items in top MOSFET including voltage and current overlap losses (P_{IV_top}) , MOSFET parasitic output capacitance loss (P_{Qoss_top}) and gate drive loss (P_{Gate_top}) . To calculate voltage and current overlap losses (P_{IV_top}) :

$$P_{\text{IV top}} = 0.5 \text{x V}_{\text{IN}} \cdot I_{\text{valley}} \cdot t_{\text{on}} \cdot f_{\text{S}} + 0.5 \text{x V}_{\text{IN}} \cdot I_{\text{peak}} \cdot t_{\text{off}} \cdot f_{\text{S}}$$
(23)

$$I_{\text{valley}} = I_{\text{L DC}} - 0.5 \cdot I_{\text{ripple}} \text{ (inductor current valley value)}; \tag{24}$$

$$I_{peak} = I_{L DC} + 0.5 \cdot I_{ripple}$$
 (inductor current peak value); (25)

- t_{on} is the MOSFET turn-on time that V_{DS} falling time from V_{IN} to almost zero (MOSFET turn on conduction voltage):
- t_{off} is the MOSFET turn-off time that I_{DS} falling time from I_{peak} to zero;

The MOSFET turn-on and turn-off times are given by:

$$t_{on} = \frac{Q_{SW}}{I_{on}}, \quad t_{off} = \frac{Q_{SW}}{I_{off}}$$
 (26)

where Q_{sw} is the switching charge, I_{on} is the turn-on gate driving current, and I_{off} is the turn-off gate driving current. If the switching charge is not given in MOSFET datasheet, it can be estimated by gate-to-drain charge (Q_{GD}) and gate-to-source charge (Q_{GS}) :

$$Q_{SW} = Q_{GD} + Q_{GS} \tag{27}$$

Gate driving current can be estimated by REGN voltage (V_{REGN}), MOSFET plateau voltage (V_{plt}), total turn-on gate resistance (R_{on}), and turn-off gate resistance (R_{off}) of the gate driver:

$$I_{on} = \frac{V_{REGN} - V_{plt}}{R_{on}}, \quad I_{off} = \frac{V_{plt}}{R_{off}}$$
(28)

To calculate top MOSFET parasitic output capacitance loss (P_{Qoss top}):

$$P_{Qoss top} = 0.5 \cdot V_{IN} \cdot Q_{oss} \cdot f_{S}$$
 (29)

• Q_{oss} is the MOSFET parasitic output charge which can be found in MOSFET datasheet. It is recommended to limit the total switch node capacitance C_{SW} (nF) < 160/VIN; for example, for a 60-V application, it is recommended to keep the total C_{SW} < 2.67 nF

To calculate top MOSFET gate drive loss (P_{Gate top}):



$$P_{Gate\ top} = V_{IN} \cdot Q_{Gate\ top} \cdot f_{S}$$
 (30)

- Q_{Gate top} is the top MOSFET gate charge which can be found in MOSFET datasheet;
- Note here V_{IN} is used instead of real gate drive voltage because the gate drive is generated based on LDO from V_{IN}, the total gate drive related loss are all considered when V_{IN} is used for gate drive loss calculation.
- Alternatively, gate drive voltage can be supplied directly by external high efficiency supply into the DRV_SUP pin. In this case, the power loss to drive the gates becomes: P_{Gate top} = V_{DRV SUP}· Q_{Gate top}· f_S

The bottom-side MOSFET loss also includes conduction loss and switching loss:

$$P_{\text{bottom}} = P_{\text{con bottom}} + P_{\text{sw bottom}}$$
(31)

$$P_{con\ bottom} = (1 - D) \cdot I_{L\ RMS}^{2} \cdot R_{DS(on)\ bottom}; \tag{32}$$

The first item P_{con_bottom} represents the conduction loss which is straight forward. The second term P_{sw_bottom} represents the multiple switching loss items in bottom MOSFET including reverse recovery losses (P_{RR_bottom}), Dead time body diode conduction loss (P_{Dead_bottom}) and gate drive loss (P_{Gate_bottom}). The detail calculation can be found below:

$$P_{RR \text{ bottom}} = V_{IN} \cdot Q_{rr} \cdot f_{S}$$
(34)

Q_{rr} is the bottom MOSFET reverse recovery charge which can be found in MOSFET data sheet;

$$P_{Dead_bottom} = V_F \cdot I_{valley} \cdot f_S \cdot t_{dead_rise} + V_F \cdot I_{peak} \cdot f_S \cdot t_{dead_fall}$$

$$(35)$$

- V_F is the body diode forward conduction voltage drop;
- t_{dead rise} is the SW rising edge deadtime between top and bottom MOSFETs which is around 40 ns;
- $t_{dead\ fall}$ is the SW falling edge deadtime between top and bottom MOSFETs which is around 30 ns;

P_{Gate bottom} can follow the same method as top MOSFET gate drive loss calculation approach.

9.2.1.2.9 Converter Fast Transient Response

The device integrates all the loop compensation, thereby providing a high density solution with ease of use. For faster transient reponse in reverse operating mode, the EN_CONV_FAST_TRANSIENT bit can be set to 1. If device is not used in reverse boost mode operation, this section can be disregarded.

When the converter is operating in boost mode, the non-continuous inductor current flow to the load results in a right-half plane (RHP) zero. The RHP zero location is:

$$RHPz = \frac{V_{IN,boost}}{I_{IN,boost}} \frac{1}{2\pi L}$$
 (36)

For good phase margin, the unity gain bandwidth (UGBW) of the converter should be about 1/3 of the RHPz. The boost output capacitor (C_{load}), and the converter transient parameters (R_1 , gm_1) need to be scaled to move the location of the UGBW of the converter.

$$1 \approx \frac{Adiv \times gm_1(sR_1C_1 + 1)}{sC_1} \left[\frac{V_i}{I_o \times 50m} \right] \left[\frac{1}{1 + s \frac{C_{load}R_{load}}{2}} \right]$$
(37)

The device adjusts Adiv, gm_1 and R_1 based on the output voltage and the EN_CONV_FAST_TRANSIENT bit setting per the table below. During some boost case scenarios, the C_{load} needs to be adjusted to limit the converter bandwidth.



| Boost Output | Adiv | C ₁ | EN_CONV_FAST_TRANSIENT = 0 | | EN_CONV_FAST_TRANSIENT = 1 | |
|--------------|------|----------------|----------------------------|----------------|----------------------------|----------------|
| Voltage | | | gm₁ | R ₁ | gm₁ | R ₁ |
| ≤8 V | 1/5 | 75 pF | 0.4 μ | 600 kΩ | 2 μ | 1.3 ΜΩ |
| 8 V to 16 V | 1/10 | 75 pF | 0.47 µ | 1 ΜΩ | 2 μ | 1.8 ΜΩ |
| 16 V to 32 V | 1/20 | 75 pF | 0.67 µ | 2.8 ΜΩ | 2 μ | 2.8 ΜΩ |
| >32 V | 1/40 | 75 pF | 2 μ | 2.8 ΜΩ | 2 μ | 2.8 ΜΩ |

As an example, assume the device operates in reverse boost mode from a 5V supply to provide a 7V boost output voltage with load up-to 5A and 10µH inductor. The RHPz is approximately located at:

$$RHPz = \frac{V_{IN,boost}}{I_{IN,boost}} \frac{1}{2\pi L} = 11.4kHz \tag{38}$$

For best stability, the UGBW of the converter should be limited to 1/3 of the RHP zero, or 3.8kHz. If EN CONV FAST TRANSIENT = 1, the equation becomes:

$$1 \approx \frac{0.2 \times 2\mu \left(j\omega \times 1.3M\Omega \times 75pF + 1\right)}{j\omega \times 75pF} \left[\frac{5V}{5A \times 50m}\right] \left[\frac{1}{1 + j\omega \frac{C_{load} \times 1.4}{2}}\right]$$
(39)

Solving the above for C_{load} gives \geq 674 µF capacitor requirement.

Conversely, if EN CONV FAST TRANSIENT = 0, the UGBW equation becomes:


$$1 \approx \frac{0.2 \times 0.4 \mu \left(j\omega \times 0.6 M\Omega \times 75 pF + 1\right)}{j\omega \times 75 pF} \left[\frac{5V}{5A \times 50 m}\right] \left[\frac{1}{1 + j\omega \frac{C_{load} \times 1.4}{2}}\right]$$
(40)

Solving the above for C_{load} gives \geq 51 μ F capacitor requirement. However, the minimum recommended capacitor for converter stability is 80 μ F, so this minimum value should be used.





9.2.1.3 Application Curves

 C_{VAC} = 160 μ F, C_{OUT} = 160 μ F, V_{VAC} = 20 V, V_{BAT} = 29.4 V (unless otherwise specified)









9.2.2 Typical Application (USB-PD EPR Configuration)

The device can be configured as a bidirectional buck-boost charger for USB-PD EPR charging applications. In this mode, the device can charge the battery from USB power and provide power back to the port when not charging. An optional gate drive voltage can be provided using the DRV_SUP pin to reduce switching losses.
9-19 shows a typical schematic when using the device as a buck-boost charger for 10-cell Li-ion battery with USB-PD EPR input and bidirectional output for 240-W applications. The TPS26750 device communicates with the USB port, and controls the BQ25756 via I²C to charge with only the available power. In reverse mode, the TPS26750 negotiates with downstream device for the power profile, and controls the BQ25756 via I²C to provide the correct voltage and current to the USB port. The TPS2663x eFUSE can isolate the VBUS port from the BQ25756 input port when a fault is detected or the power source is removed.




図 9-19. BQ25756: USB-PD EPR Input to Charge 10s Battery with up-to 240 W. Bidirectional Power Flow to Provide USB-PD EPR Power to the Input Port.

表 9-3. Recommended Part Numbers:

| COMPONENT | VALUE | RECOMMENDED PART NUMBER |
|----------------|--------------|-------------------------|
| Q1, Q2, Q3, Q4 | 80 V, 6.2 mΩ | SiR880BDP |
| L1 | 10 μH, 19 mΩ | CMLB135T-100MS |

9.2.2.1 Design Requirements

For this design example, use the parameters shown in the table below.

表 9-4. Design Parameters

| PARAMETER | VALUE | |
|--|--|--|
| Input voltage operating range (V _{AC}) | 5 V to 48 V | |
| Input current limit (I _{AC}) | HW limit: 6.7 A SW limit: set by TPS26750 PD controller | |
| Charge current limit (I _{CHG}) | 5 A | |
| Battery charge voltage (V _{BAT_REG}) | 42 V | |
| Switching frequency | 450 kHz | |
| Reverse Mode voltage regulation (VAC_REV) | Set by TPS26750: 5 V to 48 V | |
| Reverse Mode current regulation (IAC_REV) | HW limit: 6.7 A SW limit: set by TPS26750 PD controller | |

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



10 Power Supply Recommendations

The power supply for the device is any DC voltage source within the specified input range. The supply should also be capable of supplying sufficient current based on the programmed input current limit. The input supply should be bypassed with a combination of electrolytic and ceramic capacitors to avoid ringing due to the parasitic impedance of the connecting cables.

When device is operating in the reverse direction, the supply at the OUTPUT should follow the same recommendations as the input supply mentioned above.



11 Layout

11.1 Layout Guidelines

Proper layout of the components to minimize high frequency current path loops is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Here is a PCB layout priority list for proper layout.

表 11-1. PCB Layout Guidelines

| 表 11-1. PCB Layout Guidelines COMPONENTS FUNCTION IMPACT GUIDELINES | | | | | | | | | |
|--|--------------------------|---|--|--|--|--|--|--|--|
| Buck high side FET, Buck low side FET, input capacitors | Buck input loop | High frequency noise, ripple, efficiency | This path forms a high frequency switching loop due to the pulsating current at the input of the buck. Place components on the same side of the board. Minimize loop area to reduce parasitic inductance. Maximize trace width to reduce parasitic resistance. Place input ceramic capacitors close to the switching FETs. | | | | | | |
| Boost low side FET, boost high side FET, output capacitors | Boost output loop | High frequency noise, ripple, efficiency | This path forms a high frequency switching loop due to the pulsating current at the output of the boost. Place components on the same side of the board. Minimize loop area to reduce parasitic inductance. Maximize trace width to reduce parasitic resistance. Place output ceramic capacitors close to the switching FETs. | | | | | | |
| Sense resistors, switching FETs, inductor | Current path | Efficiency | The current path from input to output through the power stage and sense resistors has low impedance. Pay attention to via resistance if they are not on the same side. The number of vias can be estimated as 1- to 2-A per via for a 10-mil via with 1 oz. copper thickness. | | | | | | |
| Switching FETs, inductor | Power stage | Thermal, efficiency | The switching FETs and inductor are the components with highest power loss. Allow enough copper area for heat dissipation. Multiple thermal vias can be used to connect more copper layers together and dissipate more heat. | | | | | | |
| DRV_SUP, BTST1, BTST2 capacitors | Switching FET gate drive | High frequency noise, parasitic ringing, gate drive integrity | The DRV_SUP capacitor is used to supply the power to drive the low side FETs. The BTST capacitors are used to drive the high side FETs. It is recommended to place the capacitors as close as possible to the IC. | | | | | | |
| LODRV1, LODRV2 | Low side gate drive | High frequency noise, parasitic ringing, gate drive integrity | LODRV1 and LODRV2 supplies the gate drive current to turn on the low side FETs. The return of LODRV1 and LODRV2 is PGND. As current take the path of least impedance, a ground plane close to the low side gate drive traces is recommended. Minimize gate drive length and aim for at least 20-mil gate drive trace width. | | | | | | |
| HIDRV1, HIDRV2, SW1 (pin trace), SW2 (pin trace) | High side gate drive | High frequency noise, parasitic ringing, gate drive integrity | HIDRV1 and HIDRV2 supplies the gate drive current to turn on the high side FETs. The return of HIDRV1 and HIDRV2 are SW1 and SW2, respectively. Route HIDRV1/SW1 and HIDRV2/SW2 pair next to each other to reduce gate drive parasitic inductance. Minimize gate drive length and aim for at least 20-mil gate drive trace width. | | | | | | |

Product Folder Links: BQ25756



| 表 11-1. PCB Layout Guidelines (continued) |
|---|
|---|

| COMPONENTS | FUNCTION | IMPACT | GUIDELINES |
|---|------------------------------|--|---|
| Current limit resistors, FSW_SYNC resistor | IC programmable settings | Regulation accuracy, switching integrity | Pin voltage determines the settings for input current limit, output current limit and switching frequency. Ground noise on these could lead to inacuracy. Minimize ground return from these resistors to the IC ground pin. |
| Input (ACP, ACN) and output (SRP, SRN) current sense | Current regulation | Regulation accuracy | Use Kelvin-sensing technique for input and output current sense resistors. Connect the current sense traces to the center of the pads, and run current sense traces as differential pairs, away from switching nodes. |
| Input (ACUV), and output (FB, VO_SNS) voltage sensing | Voltage sense and regulation | Regulation accuracy | ACUV divider sets internal input voltage regulation in forward mode (V _{ACUV_DPM}). FB divider sets battery voltage regulation in forward mode (V _{FB_ACC}). Route the top of the divider point to the target regulation location. Avoid routing close to high power switching nodes. |
| Bypass capacitors | Noise filter | Noise immunity | Place lowest value capacitors closest to the IC. |

11.2 Layout Example

Based on the above layout guidelines, the buck-boost PCB layout example top view is shown below including all the key power components.




図 11-1. PCB Layout Reference Example Top View

For both input and output current sensing resistors, differential sensing and routing method are suggested and highlighted in figure below. Use wide trace for gate drive traces, minimum 20-mil trace width. Connect all analog grounds to a dedicated low-impedance copper plane, which is tied to the power ground underneath the IC exposed pad.




図 11-2. PCB Layout Gate Drive and Current Sensing Signal Layer Routing



12 Device and Documentation Support

12.1 Device Support

12.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 サポート・リソース

TI E2E™ サポート・ フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

English Data Sheet: SLUSEN5

www.ti.com 9-Nov-2025

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|-----------------|-----------------------|----------|-------------------------------|----------------------------|--------------|------------------|
| BQ25756RRVR | Active | Production | VQFN (RRV) 36 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | BQ25756 |
| BQ25756RRVR.A | Active | Production | VQFN (RRV) 36 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | BQ25756 |

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

5 x 6, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月