







**BQ25638** JAJSSD2A - OCTOBER 2023 - REVISED DECEMBER 2023

# BQ25638 I<sup>2</sup>C 制御、5A、最大 18V 入力、NVDC 電力パス管理機能および USB OTG 昇圧出力付きチャージャ

# 1 特長

- シングル・セル・バッテリ向けの高効率 5A、 1.5MHz、同期スイッチング・モード降圧充電器
  - 5V 入力から 90% を上回る効率で 10mA の出 力電流を供給
  - 80mA 刻みの最大 5A の充電電流
  - 10mA 刻みの 30~1000mA の充電終端
  - フレキシブルな JEITA プロファイルにより温 度範囲全体にわたって安全に充電
- BATFET 制御によりシャットダウン、、完全シス テム・リセットをサポート
  - バッテリのみモードで 1.5μA の静止電流
  - 超低消費電力モードで 1.3µA のバッテリ リー ク電流
  - シャットダウンで 100μA のバッテリ・リーク 電流
- ・ USB On-The-Go (OTG) をサポート
  - 3.84V~9.6V の出力を備えた昇圧モード動作
  - プログラマブル制限機能:最大 3.2A
- 幅広い入力電源をサポート
  - 3.9V~18Vの広い入力動作電圧範囲と 26Vの 絶対最大入力電圧
  - バッテリ電圧を自動的に追従する VINDPM ス レッショルド
  - 入力電流オプティマイザ (ICO) により、アダプ タの過負荷を引き起こさずに入力電力を最大化
- 7mΩ の BATFET による高効率のバッテリ動作
- Narrow VDC (NVDC) 電力パス管理
  - 消耗したバッテリまたはバッテリ未接続でもシ ステムを即時オン
  - アダプタが全負荷になったときのバッテリ補完
- フレキシブルな自律または I<sup>2</sup>C 制御モード
- 電圧、電流、温度を監視するための 12 ビット ADC を内蔵
  - 最大 1V の外部信号に対応する ADCIN ピン
- 高精度
  - ±0.5% の充電電圧レギュレーション
  - ±5% の充電電流レギュレーション
  - ±5% の入力電流レギュレーション
- 安全
  - バッテリ温度センシング
  - サーマル・レギュレーションおよびサーマル・ シャットダウン
  - バッテリ/コンバータの過電流保護
  - 充電安全タイマ

# 2 アプリケーション

ゲームおよびコンピュータ用アクセサリ

- スマートフォン、タブレット
- IP カメラ、EPOS
- 携帯医療機器
- 民生用のウェアラブルおよびスマートウォッチ
- ポータブル スピーカ、TWS イヤホン


# 3 概要

BQ25638 は、シングル セル リチウムイオン / リチウムポリマ バッテリ用の高度に統合された 5A スイッチモード バッテリ充電管理およびシス テム電力パス管理デバイスです。このソリューション は、内蔵電流検出、ループ補償、入力逆電流ブロック FET (RBFET、Q1)、ハイサイド・スイッチング FET (HSFET、Q2)、ローサイド・スイッチング FET (LSFET、Q3)、およびシステムとバッテリの間 にあるバッテリ FET (BATFET、Q4) を高度に統合し ています。システム電圧が設定可能な最小値を下回ら ないように、本デバイスは NVDC 電力パス管理機能 を使用してシステム電圧をバッテリ電圧よりわずかに 高い値にレギュレートします。低インピーダンスの電 カパスはスイッチモード動作効率を最適化し、バッテ リ充電時間を短縮し、放電フェーズ中のバッテリ寿命 を延長し、。充電およびシステムの設定に I<sup>2</sup>C シリア ル インターフェイスを使用できるため、BQ25638 は 真に柔軟なソリューションとなります。

### パッケージ情報

部品番号	パッケージ (1)	パッケージ サイズ (2)
BQ25638	YBG (DSBGA 30)	2.0 mm × 2.4 mm

- 利用可能なすべてのパッケージについては、データシートの (1) 末尾にある注文情報を参照してください。
- パッケージ サイズ (長さ×幅) は公称値で、該当する場合はピ ンも含まれます。



BQ25638 のアプリケーション概略図



English Data Sheet: SLUSF18

2

Product Folder Links: BQ25638



# **Table of Contents**

1 特長1	7.6 BQ25638 Registers	41
2 アプリケーション1	8 Application and Implementation	
3 概要1	8.1 Application Information	<b>7</b> 1
4 概要 (続き)4	8.2 Typical Application	
5 Pin Configuration and Functions5	9 Power Supply Recommendations	
6 Specifications7	10 Layout	77
6.1 Absolute Maximum Ratings7	10.1 Layout Guidelines	<mark>77</mark>
6.2 ESD Ratings	10.2 Layout Example	77
6.3 Recommended Operating Conditions7	11 Device and Documentation Support	78
6.4 Thermal Information8	11.1 Device Support	78
6.5 Electrical Characteristics8	11.2 Documentation Support	78
6.6 Timing Requirements16	11.3 ドキュメントの更新通知を受け取る方法	78
6.7 Typical Characteristics17	11.4 サポート・リソース	78
7 Detailed Description19	11.5 Trademarks	78
7.1 Overview19	11.6 静電気放電に関する注意事項	78
7.2 Functional Block Diagram20	11.7 用語集	78
7.3 Feature Description21	12 Revision History	79
7.4 Device Functional Modes37	13 Mechanical, Packaging, and Orderable	
7.5 Programming39	Information	80



# 4 概要 (続き)

このデバイスは、標準の USB ホスト・ポート、USB 充電ポート、USB 対応高電圧アダプタなど、幅広い入力 ソースをサポートしています。このデバイスは、入力電流および電圧のレギュレーションにより、USB 2.0 および USB 3.0 の電力仕様に準拠しています。さらに、入力電流オプティマイザ (ICO) は、入力ソースの過負荷なしで最大電力点の検出をサポートします。BQ25638 は、デフォルトの入力電流制限値を設定するための ILIM ピンと、サーミスタのバイアスを制御するための TS\_BIAS ピンを備えています。また、このデバイスは最大 3.2 A までの定電流制限による USB On-the-Go (OTG) の動作電力定格仕様にも合致しています。

電力パス管理により、システムはバッテリ電圧より少し高くなるように、かつプログラム可能な最低システム電圧より低くならないようにレギュレートされます。この機能により、システムはバッテリが完全に消耗したとき、または取り外したときでも、動作を継続できます。入力の電流または電圧が制限値に達すると、電力パス管理機能が自動的に充電電流を低下させます。システム負荷が引き続き増大すると、電力パスはシステムの電力要件が満たされるまで、バッテリを放電します。この補助モードにより入力ソースの過負荷を防止します。

このデバイスは、ホスト制御なしで、充電サイクルの開始から完了までを実行できます。バッテリ電圧を検知することで、本デバイスは 4 種類の段階 (トリクル充電、予備充電、定電流 (CC) 充電、定電圧 (CV) 充電) でバッテリを充電します。充電サイクルの終わりに、充電電流があらかじめ設定されたスレッショルドを下回り、かつバッテリ電圧が再充電スレッショルドを上回ると、充電器は自動的に処理を終了します。TS ピンの COOL、PRECOOL、NORMAL、WARM および PREWARM 温度ゾーンでは、終端がサポートされています。十分に充電された電圧がプログラム可能な再充電スレッショルドを下回ると、充電器は自動的に新しい充電サイクルを開始します。

この充電器は、バッテリの負温度係数 (NTC) サーミスタ監視、充電安全タイマ、過電圧および過電流保護など、バッテリ充電とシステム運用のための多様な安全機能を備えています。接合部温度がプログラム可能なスレッショルド値を超えると、サーマル・レギュレーションにより充電電流が低下します。STAT 出力は、充電状態と任意のフォルト状態を通知します。その他の安全機能としては、充電モードと OTG 昇圧モードでのバッテリ温度センシング、サーマル・シャットダウン、入力 UVLO および過電圧保護を装備しています。PG 出力は、良好な電源が存在し、プログラム可能な PG\_TH 値を上回っているかどうかを示します。 INT 出力は、フォルトの発生とステータスの変化を即座にホストに通知します。

このデバイスには、充電電流と入力/バッテリ/システム (VBUS、BAT、SYS、TS) 電圧を監視するための、12 ビットのアナログ/デジタル・コンバータ (ADC) も搭載されています。さらに、ADCIN ピンを使用して最大 1V の外部信号を監視できます。 QON ピンは BATFET イネーブルおよびリセット制御を実現し、超低消費電力モードを終了したり、またはシステムの完全なリセットを開始したりします。

BQ25638 は 30 ピン、2.0 mm × 2.4 mm の DSBGA パッケージで供給されます。

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLUSF18

Product Folder Links: BQ25638



# **5 Pin Configuration and Functions**




図 5-1. BQ25638 Pinout, 30-Ball YBG DSBGA Top View

表 5-1. Pin Functions

PIN		TYPE(1)	DESCRIPTION	
NAME	NO.	ITPE	DESCRIPTION	
ADCIN	C5	Al	External ADC Input – Connect an external analog signal up-to 1-V to monitor.	
	E1			
BAT	E2	Р	Positive Terminal of Battery Pack Connection – The internal BATFET is connected between SYS and BAT. Connect a 10 μF ceramic capacitor closely to the BAT pin and GND.	
	E3		and 57 in Commond to proceed and control of the con	
ВАТР	F1	Al	Positive Battery Voltage Sense – Kelvin connect to positive battery terminal. Place 100 $\Omega$ series resistance between this pin and the battery positive terminal.	
BTST	B5	Р	<b>ligh-side Driver Supply –</b> Internally, BTST is connected to the cathode of the boot-strap diode. ct a $0.047~\mu\text{F}$ bootstrap capacitor from SW to BTST.	
CE	F2	DI	ve Low Charge Enable Pin – Battery charging is enabled when EN_CHG bit is 1 and CE pin is V. CE pin must be pulled HIGH or LOW, do not leave floating.	
TS_BIAS	F4	AO	Bias for the TS Resistor Voltage Divider– Provides the bias voltage for the TS resistor voltage divider.	
ILIM	F3	AI	Input Current Limit Setting Pin – ILIM pin sets the input current limit as IINREG = KILIM / RILIM, where RILIM is connected from ILIM pin to GND. The input current is limited to the lower of the two values set by ILIM pin and IINDPM register bits. The ILIM pin can also be used to monitor input current. The input current is proportional to the voltage on ILIM pin and can be calculated by IIN = (KILIM x VILIM) / (RILIM x 0.8 V). The ILIM pin function is disabled when EN_EXTILIM bit is set to 0.	
ĪNT	F5	DO	Open Drain Active Low Interrupt Output – Connect /INT to the logic rail via a 10-k $\Omega$ resistor. The INT pin sends active low, 256-μs pulse to the host to report charger device status and fault.	
PG	C2	DO	Open Drain Active Low Power Good Indicator – Connect to the pull up rail via a 2.2-kΩ resistor. LOW indicates a valid input source above PG_TH.	
	A4			
PGND	B4	Р	Ground Return	
	C4			
PMID	A2	P	Blocking MOSFET Connection – Given the total input capacitance, place 1 µF on VBUS, and the rest	
I WIID	B2		on PMID, as close to the IC as possible. Typical value: 10 μF in parallel with 0.1 μF ceramic capacitor.	



# 表 5-1. Pin Functions (続き)

PIN NAME NO.		TYPE(1)	DESCRIPTION		
		ITPE			
QON	D4	DI	BATFET Enable or System Power Reset Control Input – If the charger is in ultra-low power mode, a logic low on this pin with t <sub>SM_EXIT</sub> duration forces the device to exit the mode. If the charger is not in ultra-low power mode, a logic low on this pin with t <sub>QON_RST</sub> initiates a full system power reset if either V <sub>VBUS</sub> < V <sub>VBUS_UVLO</sub> or BATFET_CTRL_WVBUS = 1. QON has no effect during shutdown mode. The pin contains an internal pull-up to maintain default high logic.		
REGN	A5	Р	Internal Linear Regulator Output – Internally, REGN is connected to the anode of the boot-strap diode. Connect a 10V or higher rating 4.7 µF ceramic capacitor from REGN to power ground. The capacitor should be close to the IC. The REGN LDO output is used for the internal MOSFETs gate driving voltage and for biasing the external TS pin thermistor in BQ25639.		
SCL D5		DI	<b>I<sup>2</sup>C Interface Clock –</b> Connect SCL to the logic rail through a 10 kΩ resistor.		
SDA	E5	DIO	<b>I<sup>2</sup>C Interface Data –</b> Connect SDA to the logic rail through a 10 kΩ resistor.		
STAT	C1	DO	Open Drain Charge Status Output – Indicates various charger operations. Connect to the pull up rail via a 2.2kΩ resistor. LOW indicates charging in progress. HIGH indicates charging completed or charging disabled. When any fault condition occurs, STAT pin blinks at 1Hz. Setting DIS_STAT = 1 will disable the STAT pin function, causing the pin to be pulled high. Leave floating if unused.		
	А3		Switching Node Connecting to Output Inductor – Internally SW is connected to the source of the		
sw	В3	Р	n-channel HSFET and the drain of the n-channel LSFET. Connect the 47 nF bootstrap capacitor from		
	C3		SW to BTST.		
	D1				
SYS	D2	Р	Charger Output Voltage to System – Buck converter output connection point to the system. The internal BATFET is connected between SYS and BAT. Connect 20µF close to the SYS pin.		
	D3				
TS	E4	AI	<b>Temperature Qualification Voltage Input –</b> Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from TS pin bias reference to TS, then to GND. Charge suspends when TS pin voltage is out of range. Recommend a 103AT-2 10kΩ thermistor.		
	A1	Р	Charger Input Voltage – The internal n-channel reverse block MOSFET (RBFET) is connected		
VBUS	B1		between VBUS and PMID with VBUS on source. Place a 1 uF ceramic capacitor from VBUS to GND as close as possible to IC.		

<sup>(1)</sup> Al = Analog input, AO = Analog Output, AIO = Analog input Output, DI = Digital input, DO = Digital Output, DIO = Digital input Output, P = Power

# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VBUS (converter not switching)	-2	26	V
	PMID (converter not switching)	-0.3	26	V
Voltage range (with	BAT, SYS (converter not switching)	-2 26 V -0.3 26 V -0.3 6 V -2 (50ns) 21 V	V	
respect to GND)	SW	-2 (50ns)	21	V
	ADCIN, BATP, $\overline{\text{CE}}$ , ILIM, $\overline{\text{INT}}$ , $\overline{\text{PG}}$ , $\overline{\text{QON}}$ , REGN, SCL, SDA, STAT, TS, TS_BIAS	-0.3	6	V
	BTST-SW	-0.3	6	V
Differential Voltage	PMID-VBUS	-0.3	6	V
	SYS-BAT	-0.3	6	V
Output Sink Current	ĪNT, STAT, PG		6	mA
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

1 3	,	MIN NO	MAX	UNIT
V <sub>VBUS</sub>	Input voltage	3.9	18	V
V <sub>BAT</sub>	Battery voltage		4.8	V
I <sub>VBUS</sub>	Input current		3.2	Α
I <sub>SW</sub>	Output current (SW)		5.0	Α
	Fast charging current		5.0	Α
I <sub>BAT</sub>	RMS discharge current (continuously)		7	Α
	Peak discharge current (up to 50ms)		9	Α
I <sub>REGN</sub>	Maximum REGN Current, V <sub>VBUS</sub> ≤ 18 V		20	mA
I <sub>REGN</sub>	Maximum REGN Current, 18 V ≤ V <sub>VBUS</sub> ≤ 28 V		8.5	mA
T <sub>A</sub>	Ambient temperature	-40	85	°C
T <sub>J</sub>	Junction temperature	-40	125	°C
L <sub>SW</sub>	Inductor for the switching regulator	0.68	2.2	μH
C <sub>VBUS</sub>	VBUS capacitor (without de-rating)	1		μF
C <sub>PMID</sub>	PMID capacitor (without de-rating)	10		μF
C <sub>SYS</sub>	SYS capacitor (without de-rating)	20		μF



# 6.3 Recommended Operating Conditions (続き)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MA	X UNIT
C <sub>BAT</sub>	BAT capacitor (without de-rating)	10		μF
C <sub>SYS</sub>	Effective SYS capacitance with NVM_EN_MIN_CSYS=1 (after voltage de-rating)	1.5		μF

# **6.4 Thermal Information**

	THERMAL METRIC <sup>(1)</sup>	BQ25638 YBG (DSBGA) 30 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	60	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	0.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	12.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	12.4	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Electrical Characteristics

 $V_{VBUS\ UVLOZ} < V_{VBUS\ OVP}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CUR	RENTS					
I <sub>Q_BAT</sub>	Quiescent battery current (BAT, SYS, SW) when the charger is in the battery only mode, BATFET is enabled, ADC is disabled	VBAT = 4V, No VBUS, BATFET is enabled, I2C enabled, ADC disabled, system is powered by battery40 °C < T <sub>J</sub> < 60 °C		1.5	3	μА
I <sub>Q_BAT_ADC</sub>	Quiescent battery current (BAT, SYS, SW) when the charger is in the battery only mode, BATFET is enabled, ADC is enabled	VBAT = 4V, No VBUS, BATFET is enabled, I2C enabled, ADC enabled, system is powered by battery40 °C < T <sub>J</sub> < 60 °C		260		μА
I <sub>Q_BAT_SD</sub>	Quiescent battery current (BAT) when the charger is in shutdown mode, BATFET is disabled, ADC is disabled	VBAT = 4V, No VBUS, BATFET is disabled, I2C disabled, in shutdown mode, ADC disabled, T <sub>J</sub> < 60 °C		100	200	nA
I <sub>Q_BAT_ULPM</sub>	Quiescent battery current (BAT) when the charger is in ultra low power mode, BATFET is disabled, ADC is disabled	VBAT = 4V, No VBUS, BATFET is disabled, I2C disabled, in ultra low power mode, ADC disabled, T <sub>J</sub> < 60 °C		1.3		μА
I <sub>Q_VBUS</sub>	Quiescent input current (VBUS)	VBUS = 5V, VBAT = 4V, charge disabled, converter switching, ISYS = 0A, PFM enabled		450		μA
	Quiescent input current (VBUS) in	VBUS = 5V, VBAT = 4V, HIZ mode, ADC disabled		5	20	μA
ISD_VBUS	HIZ	VBUS = 15V, VBAT = 4V, HIZ mode, ADC disabled		20	35	μA
I <sub>Q_OTG</sub>	Quiescent battery current (BAT, SYS, SW) in boost OTG mode	VBAT = 4V, VBUS = 5V, OTG mode enabled, converter switching, PFM enabled, I <sub>VBUS</sub> = 0A, TS float, TS_IGNORE = 1		250		μА
I <sub>Q_ОТБ</sub>	Quiescent battery current (BAT, SYS, SW) in boost OTG mode	VBAT = 4V, VBUS = 5V, OTG mode enabled, converter switching, PFM enabled, I <sub>VBUS</sub> = 0A		220		μA

資料に関するフィードバック(ご意見やお問い合わせ)を送信



 $V_{VBUS\_UVLOZ} < V_{VBUS\_OVP}, T_J = -40^{\circ}C$  to +125 $^{\circ}C$ , and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VBUS / VBAT SUPI	PLY					
V <sub>VBUS_OP</sub>	VBUS operating range		3.9		18	V
V <sub>VBUS_UVLO</sub>	VBUS falling to turn off I2C, no battery	VBUS falling	3.0	3.15	3.3	٧
V <sub>VBUS_UVLOZ</sub>	VBUS rising for active I2C, no battery	VBUS rising	3.2	3.35	3.5	V
V	VBUS overvoltage rising threshold	VBUS rising, VBUS_OVP = 0	6.1	6.5	6.7	V
$V_{VBUS\_OVP}$	VBOS overvoltage rising threshold	VBUS rising, VBUS_OVP = 1	18.2	18.5	18.8	V
V	VBUS overvoltage falling	VBUS falling, VBUS_OVP = 0	5.8	6.0	6.2	V
$V_{VBUS\_OVPZ}$	threshold	VBUS falling, VBUS_OVP = 1	17.6	17.8	18.3	V
V <sub>SLEEP</sub>	Sleep mode falling threshold	(VBUS - VBAT), VBUS falling	9	45	85	mV
V <sub>SLEEPZ</sub>	Sleep mode rising threshold	(VBUS - VBAT), VBUS rising	115	220	340	mV
V <sub>BAT_UVLOZ</sub>	BAT voltage for active I2C, turn on BATFET, no VBUS	VBAT rising	2.3	2.4	2.5	V
M	BAT voltage to turnoff I2C, turn off	VBAT falling, VBAT_UVLO = 0	2.1	2.2	2.3	V
$V_{BAT\_UVLO}$	BATFET, no VBUS	VBAT falling, VBAT_UVLO = 1	1.7	1.8	1.9	V
M	BAT voltage rising threshold to	VBAT rising, VBAT_OTG_MIN = 0	2.9	3.0	3.1	V
$V_{BAT\_OTG}$	enable OTG mode	VBAT rising, VBAT_OTG_MIN = 1	2.5	2.6	2.7	V
M	BAT voltage falling threshold to	VBAT falling, VBAT_OTG_MIN = 0	2.7	2.8	2.9	V
$V_{BAT\_OTGZ}$	disable OTG mode	VBAT falling, VBAT_OTG_MIN = 1	2.3	2.4	2.5	V
V <sub>POORSRC</sub>	Bad adapter detection threshold	VBUS falling	3.6	3.7	3.75	V
I <sub>POORSRC</sub>	Bad adapter detection current source			10		mA
POWER-PATH MAN	NAGEMENT	,				
V	Typical ayotam valtage regulation	ISYS = 0A, VBAT > VSYSMIN, Charge Disabled. Offset above VBAT		50		mV
V <sub>SYS_REG_ACC</sub>	Typical system voltage regulation	ISYS = 0A, V <sub>BAT</sub> < VSYSMIN, Charge Disabled. Offset above VSYSMIN		230		mV
V <sub>SYSMIN_RNG</sub>	VSYSMIN register range		2.56		3.84	V
V <sub>SYSMIN_REG_STEP</sub>	VSYSMIN register step size			80		mV
V <sub>SYSMIN_REG_ACC</sub>	Minimum DC system voltage output	ISYS = 0A, V <sub>BAT</sub> < VSYSMIN = B00h (3.52V), Charge Disabled	3.52	3.75		V
V <sub>SYS_SHORT</sub>	VSYS short voltage falling threshold to enter forced PFM			0.9		V
V <sub>SYS_SHORTZ</sub>	VSYS short voltage rising threshold to exit forced PFM			1.1		V
BATTERY CHARGE	ER					
V <sub>REG_RANGE</sub>	Typical charge voltage regulation range		3.50		4.80	V
V <sub>REG_STEP</sub>	Typical charge voltage step			10		mV
M	Charge voltage comment	T <sub>J</sub> = 25°C	-0.3		0.3	%
$V_{REG\_ACC}$	Charge voltage accuracy	T <sub>J</sub> = 0°C - 65°C	-0.5		0.5	%
I <sub>CHG_RANGE</sub>	Typical charge current regulation range		0.08		5.04	Α
I <sub>CHG_STEP</sub>	Typical charge current regulation step			80		mA



 $V_{VBUS\ UVLOZ} < V_{VBUS\ OVP}, T_J = -40^{\circ}\text{C}$  to +125°C, and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		VBAT = 3.1V or 3.8V, ICHG = 1760mA	-5		5	%
I <sub>CHG_ACC</sub>	Typical charge current accuracy	VBAT = 3.1V or 3.8V, ICHG = 1040mA	-6		6	%
		VBAT = 3.1V or 3.8V, ICHG = 480mA	-10		10	%
I <sub>PRECHG</sub> RANGE	Typical pre-charge current range		40		1000	mA
I <sub>PRECHG</sub> STEP	Typical pre-charge current step			20		mA
		VBAT = 2.5V, IPRECHG = 480mA	-10		10	%
	Pre-charge current accuracy when	VBAT = 2.5V, IPRECHG = 200mA	-10		10	%
IPRECHG_ACC	V <sub>BAT</sub> below V <sub>SYSMIN</sub> setting	VBAT = 2.5V, IPRECHG = 100mA	-30		30	%
		VBAT = 2.5V, IPRECHG = 40mA	-70		70	%
I <sub>TERM RANGE</sub>	Typical termination current range		30		1000	mA
TERM STEP	Typical termination current step			10		mA
		ITERM = 30mA	-70	-	70	%
I <sub>TERM ACC</sub>	Termination current accuracy	ITERM = 100mA	-15		15	%
		ITERM = 200mA	-10		10	%
V <sub>BAT_SHORTZ</sub>	Battery short voltage rising threshold to start pre-charge	VBAT rising		2.25		V
V <sub>BAT_SHORT</sub>	Battery short voltage falling threshold to stop pre-charge	VBAT falling, VBAT_UVLO=0		2.05		V
V <sub>BAT_SHORT</sub>	Battery short voltage falling threshold to stop pre-charge	VBAT falling, VBAT_UVLO=1		1.85		V
	Battery short trickle charging	VBAT < V <sub>BAT SHORTZ</sub> , ITRICKLE = 0	6	20	34	mA
BAT_SHORT	current	VBAT < V <sub>BAT SHORTZ</sub> , ITRICKLE = 1	64	80	102	mA
.,	Battery LOW rising voltage threshold to start fast charge	BATLOWV = 3.0V	2.9	3.0	3.1	V
V <sub>BAT_LOWV</sub>	Battery LOW falling voltage threshold to start fast charge	BATLOWV = 3.0V	2.7	2.8	5 % 6 % 100 m 100 m 20 m 20 m 10 % 10 % 10 % 10 % 10 m 10 m 10 m 10 m 225 v 2.25 v 2.05 v 2.05 v 2.05 v 1.85 v 20 34 m 80 102 m 3.0 3.1 v 2.8 2.9 v 100 m 10 m  To m To m To m To m To m To m To m T	V
.,	Battery recharge threshold below	VBAT falling, VRECHG = 0		100		mV
VRECHG	$V_{REG}$	VBAT falling, VRECHG = 1		200		mV
I <sub>PMID LOAD</sub>	PMID discharge load current		20			mA
I <sub>BAT_LOAD</sub>	Battery discharge load current		20			mA
I <sub>SYS_LOAD</sub>	System discharge load current		20			mA
BATFET	1	1				
V <sub>SUPPZ</sub>	SYS < BAT threshold to exit supplement mode			5		mV
R <sub>BATFET</sub>	MOSFET on resistance from SYS to BAT			7	12	mΩ
BATTERY PROTE	ECTIONS	1				
V <sub>BAT_OVP</sub>	Battery overvoltage rising threshold	As percentage of VREG	103	104	105	%
V <sub>BAT_OVPZ</sub>	Battery overvoltage falling threshold	As percentage of VREG	101	102	103	%
I <sub>BATFET_OCP</sub>	BATFET over-current rising threshold		7			Α
		IBAT PK = 00	3			A
BAT_LOWV  Battery LOW rist threshold to state threshold to state threshold thre	Battery discharging peak current	IBAT_PK = 01	6			A
2/11_11/	rising threshold	IBAT PK = 10	9			A
INDIIT VOLTAGE	/ CUPPENT PEGLUATION					

English Data Sheet: SLUSF18

具件に関するノー「ハーン」(こま元十の同い日から) とだ旧

 $V_{VBUS\_UVLOZ} < V_{VBUS\_OVP}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

VBUS_UVLUZ	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>INDPM_RANGE</sub>	Typical input voltage regulation range		3.8		16.8	V
V <sub>INDPM_STEP</sub>	Typical input voltage regulation step			40		mV
		VINDPM=4.6V	-3		3	%
$V_{INDPM\_ACC}$	Input voltage regulation accuracy	VINDPM=8V	-3		3	%
		VINDPM=16V	-2		2	%
V <sub>INDPM_BAT_TRACK</sub>	Battery tracking VINDPM accuracy	VBAT = 3.9V, VINDPM_BAT_TRACK=1, VINDPM = 4V	4.1	4.25	4.4	V
I <sub>INDPM_RANGE</sub>	Typical input current regulation range		0.1		3.2	Α
I <sub>INDPM_STEP</sub>	Typical input current regulation step			20		mA
		IINDPM = 500mA, VBUS=5V	450	475	500	mA
I <sub>INDPM_ACC</sub>	Input current regulation accuracy	IINDPM = 900mA, VBUS=5V	750	825	900	mA
		IINDPM = 1500mA, VBUS=5V	1350	1425	1500	mA
K <sub>ILIM</sub>	ILIM Pin Scale Factor, IINREG = K <sub>ILIM</sub> / R <sub>ILIM</sub>	INREG = 1.5 A	3000	3333	3666	ΑΩ
THERMAL REGUL	ATION AND THERMAL SHUTDOWN	V				
$T_REG$	Junction temperature regulation	TREG = 1		120		°C
REG	accuracy	TREG = 0		60		°C
T <sub>SHUT</sub>	Thermal Shutdown Rising Threshold	Temperature Increasing		150		°C
T <sub>SHUT_HYS</sub>	Thermal Shutdown Falling Hysteresis	Temperature Decreasing by T <sub>SHUT_HYS</sub>		30		°C
THERMISTOR CO	MPARATORS (CHARGE MODE)					•
V	TS pin rising voltage threshold for TH1 comparator to transition	As Percentage to TS pin bias reference (–5°C w/ 103AT), TS_TH1 = 0	74.75	75.25	75.75	%
V <sub>TS_COLD</sub>	from TS_COOL to TS_COLD.	As Percentage to TS pin bias reference (0°C w/ 103AT), TS_TH1 = 1	72.75	73.25	73.75	%
V	TS pin falling voltage threshold for TH1 comparator to transition	As Percentage to TS pin bias reference (–2.5°C w/ 103AT), TS_TH1 = 0	73.75	74.25	74.75	%
V <sub>TS_COLDZ</sub>	from TS_COLD to TS_COOL.	As Percentage to TS pin bias reference (2.5°C w/ 103AT), TS_TH1 = 1	71.75	72.25	72.75	%
		As Percentage to TS pin bias reference (5°C w/ 103AT), TS_TH2 = 0	70.5	70.75	71.25	%
V	TS pin rising voltage threshold for TH2 comparator to transition	As Percentage to TS pin bias reference (7.5°C w/ 103AT), TS_TH2 = 1	67.25	69.75	70.25	%
V <sub>TS_COOL</sub>	from TS_PRECOOL to TS_COOL.	As Percentage to TS pin bias reference (10°C w/ 103AT), TS_TH2 = 2	67.75	68.25	68.75	%
		As Percentage to TS pin bias reference (12.5°C w/ 103AT), TS_TH2 = 3	65.25	66.25	66.75	%
		As Percentage to TS pin bias reference (7.5°C w/ 103AT), TS_TH2 = 0	67.25	69.75	70.25	%
V	TS pin falling voltage threshold	As Percentage to TS pin bias reference (10°C w/ 103AT), TS_TH2 = 1	67.75	68.25	68.75	%
V <sub>TS_COOLZ</sub>	for TH2 comparator to transition from TS_COOL to TS_PRECOOL.	As Percentage to TS pin bias reference (12.5°C w/ 103AT), TS_TH2 = 2	65.25	66.25	66.75	%
		As Percentage to TS pin bias reference (15°C w/ 103AT), TS_TH2 = 3	64.75	65.25	65.75	%



 $V_{VBUS\ UVLOZ} < V_{VBUS\ OVP}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	As Percentage to TS pin bias reference (15°C w/ 103AT), TS_TH3 = 0	64.75	65.25	65.75	%
TS pin rising voltage threshold for TH3 comparator to	As Percentage to TS pin bias reference (17.5°C w/ 103AT), TS_TH3 = 1	63.75	64.25	64.75	%
transition from TS_NORMAL to TS_PRECOOL.	As Percentage to TS pin bias reference (20°C w/ 103AT), TS_TH3 = 2	61.75	62.25	62.75	%
	As Percentage to TS pin bias reference (22.5°C w/ 103AT), TS_TH3 = 3	60.25	60.75	61.25	%
	As Percentage to TS pin bias reference (17.5°C w/ 103AT), TS_TH3 =0	63.75	64.25	64.75	%
TS pin falling voltage threshold for TH3 comparator to	As Percentage to TS pin bias reference (20°C w/ 103AT), TS_TH3 = 1	61.75	62.25	62.75	%
transition from TS_PRECOOL to TS_NORMAL.	As Percentage to TS pin bias reference (22.5°C w/ 103AT), TS_TH3 = 2	60.25	60.75	61.25	%
	As Percentage to TS pin bias reference (25°C w/ 103AT), TS_TH3 = 3	58.5	59.00	59.5	%
	As Percentage to TS pin bias reference (32.5°C w/ 103AT), TS_TH4 = 0	53.25	53.75	54.25	%
TS pin falling voltage threshold for TH4 comparator to	As Percentage to TS pin bias reference (35°C w/ 103AT), TS_TH4 = 1	51.50	52.00	52.50	%
transition from TS_NORMAL to TS_PREWARM.	As Percentage to TS pin bias reference (37.5°C w/ 103AT), TS_TH4 = 2	50.00	50.50	51.00	%
	As Percentage to TS pin bias reference (40°C w/ 103AT), TS_TH4 = 3	47.75	48.25	48.75	%
TS pin rising voltage threshold for TH4 comparator to transition from TS_PREWARM to TS_NORMAL.	As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH4 = 0	55.00	55.50	56.00	%
	As Percentage to TS pin bias reference (32.5°C w/ 103AT), TS_TH4 = 1	53.25	53.75	54.25	%
	As Percentage to TS pin bias reference (35°C w/ 103AT), TS_TH4 = 2	51.50	52.00	52.50	%
	As Percentage to TS pin bias reference (37.5°C w/ 103AT), TS_TH4 = 3	50.00	50.50	51.00	%
	As Percentage to TS pin bias reference (42.5°C w/ 103AT), TS_TH5 = 0	46.25	46.75	47.25	%
TS pin falling voltage threshold for TH5 comparator to	As Percentage to TS pin bias reference (45°C w/ 103AT), TS_TH5 = 1	44.25	44.75	45.25	%
transition from TS_PREWARM to TS_WARM.	As Percentage to TS pin bias reference (47.5°C w/ 103AT), TS_TH5 = 2	42.50	43.00	43.50	%
	As Percentage to TS pin bias reference (50°C w/ 103AT), TS_TH5 = 3	40.75	41.25	41.75	%
	As Percentage to TS pin bias reference (40°C w/ 103AT), TS_TH5 = 0	47.75	48.25	48.75	%
TS pin rising voltage threshold for TH5 comparator to	As Percentage to TS pin bias reference (42.5°C w/ 103AT), TS_TH5 = 1	46.25	46.75	47.25	%
transition from TS_WARM to TS_PREWARM.	As Percentage to TS pin bias reference (45°C w/ 103AT), TS_TH5 = 2	44.25	44.75	45.25	%
	As Percentage to TS pin bias reference (47.5°C w/ 103AT), TS_TH5 = 3	42.50	43.00	43.50	%
TS pin falling voltage threshold	As Percentage to TS pin bias reference (55°C w/ 103AT), TS_TH6 = 0	37.25	37.75	38.25	%
ioi i no comparator to transition	As Percentage to TS pin bias reference				%
	TS pin rising voltage threshold for TH3 comparator to transition from TS_NORMAL to TS_PRECOOL.  TS pin falling voltage threshold for TH3 comparator to transition from TS_PRECOOL to TS_NORMAL.  TS pin falling voltage threshold for TH4 comparator to transition from TS_NORMAL to TS_PREWARM.  TS pin rising voltage threshold for TH4 comparator to transition from TS_PREWARM to TS_NORMAL.  TS pin falling voltage threshold for TH5 comparator to transition from TS_PREWARM to TS_WARM.  TS pin rising voltage threshold for TH5 comparator to transition from TS_PREWARM to TS_WARM.	As Percentage to TS pin bias reference (15°C w/ 103AT), TS_TH3 = 0  As Percentage to TS pin bias reference (15°C w/ 103AT), TS_TH3 = 1  As Percentage to TS pin bias reference (20°C w/ 103AT), TS_TH3 = 1  As Percentage to TS pin bias reference (20°C w/ 103AT), TS_TH3 = 2  As Percentage to TS pin bias reference (22°C w/ 103AT), TS_TH3 = 3  As Percentage to TS pin bias reference (25°C w/ 103AT), TS_TH3 = 3  As Percentage to TS pin bias reference (17.5°C w/ 103AT), TS_TH3 = 3  As Percentage to TS pin bias reference (17.5°C w/ 103AT), TS_TH3 = 3  As Percentage to TS pin bias reference (22.5°C w/ 103AT), TS_TH3 = 1  As Percentage to TS pin bias reference (25°C w/ 103AT), TS_TH3 = 1  As Percentage to TS pin bias reference (25°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (35°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (35°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (37.5°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (37.5°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (37.5°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH4 = 3  As Percentage to TS pin bias reference (45°C w/ 103AT), TS_TH5 = 1  As Percentage to TS pin bias reference (45°C w/ 103AT), TS_TH5 = 1  As Percentage to TS pin bias reference (45°C w/ 103AT), TS_TH5 = 1  As Percentage to TS pin bias reference (45°C w/ 103AT), TS_TH5 = 1  As Percentage to TS pin bias reference (45°C w/ 103AT), TS_TH5 = 1  As Percentage to TS pin bias reference (45°C w/ 103AT), TS_TH5 = 1  As Percentage to TS pin bias reference (45°C w/ 103AT), TS_TH5 = 1  As Percentage to TS pin bias reference (45°C w/ 103AT), TS_TH5 = 1  As Percentage to TS pin bias reference (45°C w/ 103AT), TS_TH5	As Percentage to TS pin bias reference (15°C w/ 103AT), TS_TH3 = 0	As Percentage to TS pin bias reference (15°C w/ 103AT), TS_TH3 = 0  As Percentage to TS pin bias reference (15°C w/ 103AT), TS_TH3 = 1  As Percentage to TS pin bias reference (20°C w/ 103AT), TS_TH3 = 1  As Percentage to TS pin bias reference (20°C w/ 103AT), TS_TH3 = 3  As Percentage to TS pin bias reference (20°C w/ 103AT), TS_TH3 = 3  As Percentage to TS pin bias reference (20°C w/ 103AT), TS_TH3 = 3  As Percentage to TS pin bias reference (17.5°C w/ 103AT), TS_TH3 = 3  As Percentage to TS pin bias reference (17.5°C w/ 103AT), TS_TH3 = 0  As Percentage to TS pin bias reference (17.5°C w/ 103AT), TS_TH3 = 0  As Percentage to TS pin bias reference (20°C w/ 103AT), TS_TH3 = 0  As Percentage to TS pin bias reference (25°C w/ 103AT), TS_TH3 = 1  As Percentage to TS pin bias reference (25°C w/ 103AT), TS_TH3 = 1  As Percentage to TS pin bias reference (25°C w/ 103AT), TS_TH3 = 3  As Percentage to TS pin bias reference (25°C w/ 103AT), TS_TH3 = 3  As Percentage to TS pin bias reference (25°C w/ 103AT), TS_TH4 = 3  As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (37°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (37°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH4 = 1  As Percentage to TS pin bias reference (30°C w/ 103AT), TS_TH5 = 0  As Percentage to TS pin bias reference (40°C w/ 103AT), TS_TH5 = 0  As Percentage to TS pin bias reference (40°C w/ 103AT), TS_TH5 = 0  As Percentage to TS pin bias reference (40°C w/ 103AT), TS_TH5 = 0  As Percentage to TS pin bias reference (40°C w/ 103AT), TS_TH5 = 0  As Percentage to TS pin bias reference (40°C w/ 103AT), TS_TH5 = 0	As Percentage to TS pin bias reference (15°C w 103AT), TS_TH3 = 0



 $V_{VBUS\_UVLOZ} < V_{VBUS\_OVP}, T_J = -40^{\circ}C$  to +125 $^{\circ}C$ , and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

VVBUS_UVLOZ > V	<u>-</u>	TEST CONDITIONS				116
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>TS_HOTZ</sub>	TS pin rising voltage threshold for TH6 comparator to transition	As Percentage to TS pin bias reference (52.5°C w/ 103AT), TS_TH6 = 0	39.25	39.75	40.25	%
13_HO12	from TS_HOT to TS_WARM.	As Percentage to TS pin bias reference (57.5°C w/ 103AT), TS_TH6 = 1	35.75	36.25	36.75	%
THERMISTOR CO	OMPARATORS (OTG MODE)					
V	TS pin rising voltage threshold to transition	As Percentage to TS pin bias reference (–20°C w/ 103AT), TS_TH_OTG_COLD = 0	79.50	80.00	80.50	%
Vts_otg_cold	from TS_OTG_NORMAL to TS_OTG_COLD.	As Percentage to TS pin bias reference (-10°C w/ 103AT), TS_TH_OTG_COLD = 1	76.50	77.00	77.50	%
V	TS pin falling voltage threshold to transition from TS_OTG_COLD to	As Percentage to TS pin bias reference (–15°C w/ 103AT), TS_TH_OTG_COLD = 0	78.00	78.50	79.00	%
V <sub>TS_OTG_</sub> COLDZ	TS_OTG_NORMAL.	As Percentage to TS pin bias reference (–5°C w/ 103AT), TS_TH_OTG_COLD = 1	74.75	75.25	75.75	%
	TS pin falling voltage	As Percentage to TS pin bias reference (55°C w/ 103AT), TS_OTG_HOT = 00	37.25	37.75	38.25	%
V <sub>TS_OTG_HOT</sub>	threshold to transition from TS_OTG_NORMAL to TS_OTG_HOT.	As Percentage to TS pin bias reference (60°C w/ 103AT), TS_OTG_HOT = 01	34.00	34.50	35.00	%
		As Percentage to TS pin bias reference (65°C w/ 103AT), TS_OTG_HOT = 10	30.75	31.25	31.75	%
	TS pin rising voltage threshold to transition from TS_OTG_HOT to TS_OTG_NORMAL.	As Percentage to TS pin bias reference (52.5°C w/ 103AT), TS_OTG_HOT = 00	39.25	39.75	40.25	%
V <sub>TS_OTG_HOTZ</sub>		As Percentage to TS pin bias reference (57.5°C w/ 103AT), TS_OTG_HOT = 01	35.75	36.25	36.75	%
		As Percentage to TS pin bias reference (62.5°C w/ 103AT), TS_OTG_HOT = 10	32.50	33.00	33.50	%
SWITCHING CON	IVERTER					•
F <sub>SW</sub>	PWM switching frequency	Oscillator frequency	1.35	1.5	1.65	MHz
MOSFET TURN-C	ON RESISTANCE					
R <sub>Q1_ON</sub>	VBUS to PMID on resistance	T <sub>j</sub> = -40°C-85°C (typical value is under 25°C)		15	20	mΩ
R <sub>Q2_ON</sub>	Buck high-side switching MOSFET turn on resistance between PMID and SW	T <sub>j</sub> = -40°C-85°C (typical value is under 25°C)		20	27	mΩ
R <sub>Q3_ON</sub>	Buck low-side switching MOSFET turn on resistance between SW and PGND	T <sub>j</sub> = -40°C-85°C (typical value is under 25°C)		16	20	mΩ
OTG MODE CON	VERTER					
V <sub>OTG_RANGE</sub>	Typical OTG mode voltage regulation range		3.8		9.6	V
V <sub>OTG_STEP</sub>	Typical OTG mode voltage regulation step			80		mV
V <sub>OTG_ACC</sub>	OTG mode voltage regulation accuracy	IVBUS = 0A, VOTG = 9V	-2		2	%
V <sub>OTG_ACC</sub>	OTG mode voltage regulation accuracy	IVBUS = 0A, VOTG = 5V	-3		3	%



 $V_{VBUS\ UVLOZ} < V_{VBUS\ OVP}, T_J = -40^{\circ}C$  to +125°C, and  $T_J = 25^{\circ}C$  for typical values (unless otherwise noted)

- VDUS_UVLUZ · V	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>OTG_RANGE</sub>	Typical OTG mode current		0.1		3.2	Α
OTG_RANGE	regulation range		0.1			, ,
I <sub>OTG_STEP</sub>	Typical OTG mode current regulation step			20		mA
		IOTG = 1.8A	-3		3	%
I <sub>OTG_ACC</sub>	OTG mode current regulation	IOTG = 1.5A	-5	-	5	%
	accuracy	IOTG = 1.0A	-10		10	%
V <sub>OTG_UVP</sub>	OTG mode undervoltage falling threshold at PMID			3.4		V
REGN LDO						ı
\ <u>'</u>	DECNIEDO outrout valtaga	V <sub>VBUS</sub> = 5V, I <sub>REGN</sub> = 20mA	4.4	4.6		V
$V_{REGN}$	REGN LDO output voltage	V <sub>VBUS</sub> = 9V, I <sub>REGN</sub> = 20mA	4.8	5.0	5.2	V
	PECN not good falling throubold	Converter switching		3.2		V
$V_{REGNZ\_OK}$	REGN not good falling threshold	Converter not switching		2.3		V
I <sub>REGN_LIM</sub>	REGN LDO current limit	V <sub>VBUS</sub> = 5V, VREGN = 4.3V	20			mA
I <sub>TS_BIAS_FAULT</sub>	Rising threshold to transition from TSBIAS good condition to fault condition	REGN=5V; ISINK applied on TS_BIAS pin	2.5	4.5	8	mA
I <sub>TS_BIAS_FAULTZ</sub>	Falling threshold to transition from TSBIAS fault condition to good condition	REGN=5V; ISINK applied on TS_BIAS pin	2	3.85	7	mA
PG THRESHOLD	)					
		PG_TH = 000b		3.7		V
	VBUS voltage falling threshold to release PG pin pulldown	PG_TH = 001b		7.4		V
		PG_TH = 010b		8.0		V
PG_TH		PG_TH = 011b		10.4		V
1 0_111		PG_TH = 100b		11.0		V
		PG_TH = 101b		13.4		V
		PG_TH = 110b		14.0		V
		PG_TH = 111b		13.7		V
		PG_TH = 000b		3.9		V
		PG_TH = 001b		7.9		V
		PG_TH = 010b		8.5		V
DC TU-	VBUS voltage rising threshold to	PG_TH = 011b		10.9		V
PG_THz	enable PG pin pulldown	PG_TH = 100b		11.5		V
		PG_TH = 101b		13.9		V
		PG_TH = 110b		14.5		V
		PG_TH = 111b		14.2		V
ADC MEASURE	MENT ACCURACY AND PERFORMAN	NCE				•
		ADC_SAMPLE = 00		24		ms
4	Conversion-time, Each	ADC_SAMPLE = 01		12		ms
t <sub>ADC_CONV</sub>	Measurement	ADC_SAMPLE = 10		6		ms
		ADC_SAMPLE = 11		3		ms



 $V_{VBUS\ UVLOZ} < V_{VBUS\ OVP}, T_J = -40^{\circ}\text{C}$  to +125°C, and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ADC_SAMPLE = 00	11	12		bits
ADC DEC	Effective Decelution	ADC_SAMPLE = 01	10	11		bits
ADC_RES	Effective Resolution	ADC_SAMPLE = 10	9	10		bits
		ADC_SAMPLE = 11	8	9		bits
ADC MEASURE	MENT RANGE AND LSB					
15110 150	ADC Bus Current Reading (both	Range	-5		5	Α
IBUS_ADC	forward and OTG)	LSB		2.5		mA
\ (D.10 \ A.D.0		Range	0		20	V
VBUS_ADC	ADC VBUS Voltage Reading	LSB		5		mV
\(\tau\)		Range	0		20	V
VPMID_ADC	ADC PMID Voltage Reading	LSB		5		mV
		Range	0		5	V
VBAT_ADC	ADC BAT Voltage Reading	LSB		1.25		mV
VBAT_ADC	ADC BAT Voltage Reading Accuracy	Accuracy @ 4V, ADC_SAMPLE = 00	-0.5		0.5	%
\(\O\\O\\O\\O\\O\\O\\O\\O\\O\\O\\O\\O\\O	ADC 0V0 Veltaria Bandina	Range	0		5	V
VSYS_ADC	ADC SYS Voltage Reading	LSB		1.25		mV
JD.17		Range	-10		5	Α
IBAT_ADC	ADC BAT Current Reading	LSB		5		mA
	ADC TS Voltage Reading	Range as a percent of REGN	0		99.9	%
TS_ADC	ADC TS Voltage Reading	LSB		0.098		%
<b>TDIE 400</b>	ADC Die Temperature Reading	Range	-40		150	°C
TDIE_ADC		LSB		0.5		°C
ADCIN_ADC	ADC ADCIN Voltage Reading	Range	0		1	V
ADCIN_ADC	ADC ADCIN Voltage Reading	LSB		0.25		mV
I2C INTERFACE	(SCL, SDA)					
V <sub>IH</sub>	Input high threshold level, SDA and SCL		0.78			V
V <sub>IL</sub>	Input low threshold level, SDA and SCL				0.42	٧
V <sub>OL_SDA</sub>	Output low threshold level	Sink current = 5mA, 1.2V VDD			0.3	V
I <sub>BIAS</sub>	High-level leakage current	Pull up rail 1.8V			1	μΑ
LOGIC OUTPUT	PIN (INT , PG, STAT)		•			
V <sub>OL</sub>	Output low threshold level	Sink current = 5mA			0.3	V
I <sub>OUT_BIAS</sub>	High-level leakage current	Pull up rail 1.8V			1	μA
LOGIC INPUT PI	N (CE, QON)	1				
V <sub>IH_CE</sub>	Input high threshold level, /CE		0.78			V
V <sub>IL_CE</sub>	Input low threshold level, /CE				0.4	V
I <sub>IN_BIAS_CE</sub>	High-level leakage current, /CE	Pull up rail 1.8V			1	μA
V <sub>IH_QON</sub>	Input high threshold level, /QON		1.3			V
V <sub>IL_QON</sub>	Input low threshold level, /QON				0.4	V
V <sub>QON</sub>	Internal /QON pull up	/QON is pulled up to VAA internally		5		V
R <sub>QON</sub>	Internal /QON pull up resistance	•		250		kΩ




# **6.6 Timing Requirements**

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
VBUS / VBAT PO	WER UP					
t <sub>VBUS_OVP</sub>	VBUS OVP deglitch time to set VBUS_OVP_STAT and VBUS_OVP_FLAG			200		μs
t <sub>POORSRC</sub>	Bad adapter detection duration			30		ms
BATTERY CHAR	GER					
			14	17.5	21	min
t <sub>TOP_OFF</sub>	Typical top-off timer accuracy		28	35	42	min
			39	52	63	min
t <sub>SAFETY_TRKCHG</sub>	Charge safety timer accuracy in trickle charge		1	1.15	1.3	hr
4	Charge safety timer accuracy in	PRECHG_TMR = 0	2.1	2.3	2.6	hr
<sup>t</sup> SAFETY_PRECHG	pre-charge	PRECHG_TMR = 1	0.53	0.6	0.65	hr
4	Charge safety timer accuracy in fast charge	CHG_TMR = 0	12.5	14	15.5	hr
<sup>T</sup> SAFETY		CHG_TMR = 1	25	27	31	hr
BATFET CONTRO	OL					
	Time after writing to	BATFET_DLY = 1		12		s
turned off for ultr	BATFET_CTRL before BATFET turned off for ultra-low power mode or shutdown	BATFET_DLY = 0		24		ms
	Deglitch time for QON to be pulled	TSM_EXIT = 0	0.6	0.7	8.0	s
t <sub>SM_EXIT</sub>	low in order to exit from ultra-low power mode	TSM_EXIT = 1	8.7	10.5	12.3	ms
t	Time QON is held low to initiate	TQON_RST = 0	9.3	11	12.8	s
t <sub>QON_RST</sub>	system power reset	TQON_RST = 1	17.5	21	24.5	s
t <sub>BATFET_RST</sub>	Duration that BATFET is disabled during system power reset			400		ms
I2C INTERFACE						
f <sub>SCL</sub>	SCL clock frequency	See Serial Interface section for more details			1.0	MHz
C <sub>b</sub>	Capacitive load for each bus line				550	pF
DIGITAL CLOCK	AND WATCHDOG		-			
t <sub>LP_WDT</sub>	Watchdog Reset time (EN_HIZ = 1, WATCHDOG = 160s)		100	160		s
t <sub>WDT</sub>	Watchdog Reset time (EN_HIZ = 0, WATCHDOG = 160s)		136	160		s



## 6.7 Typical Characteristics


 $C_{VBUS}$  = 1 $\mu$ F,  $C_{PMID}$ = 10 $\mu$ F,  $C_{SYS}$  = 20 $\mu$ F, L = 1 $\mu$ H (SRP3212-1R0M21) (unless otherwise specified)





# **6.7 Typical Characteristics (continued)**

 $C_{VBUS}$  = 1 $\mu$ F,  $C_{PMID}$ = 10 $\mu$ F,  $C_{SYS}$  = 20 $\mu$ F, L = 1 $\mu$ H (SRP3212-1R0M21) (unless otherwise specified)






# 7 Detailed Description

# 7.1 Overview

BQ25638 is a highly-integrated 5 A switch mode battery charger with NVDC power path management for single cell Li-lon and Li-polymer batteries. It features fast charging with high input voltage supporting a wide range of portable devices. Its low impedance power path optimizes switch-mode operation efficiency, reduces battery charging time and extends battery running time during discharging phase. Its input voltage and input current regulation deliver maximum charging power to the battery without overloading the input source.



# 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 Power-On-Reset (POR)

BQ25638 powers internal bias circuits from the higher voltage of VBUS versus BAT. When either voltage rises above its undervoltage lockout (UVLO) threshold, all registers are reset to their POR values and the I<sup>2</sup>C interface is enabled for communication. A non-maskable  $\overline{\text{INT}}$  pulse is generated, after which the host can access all of the registers.

#### 7.3.2 Device Power Up from Battery

If only battery is present and the voltage is above depletion threshold ( $V_{BAT\_UVLOZ}$ ), BQ25638 performs a power-on reset then turns on BATFET to connect the battery to system. The REGN stays off to minimize the quiescent current. The low RDSON of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

## 7.3.3 Device Power Up from Input Source

When an input source is plugged in with VBAT <  $V_{BAT\_UVLOZ}$ , BQ25638 performs a power-on reset then checks the input source voltage to turn on REGN LDO and all the bias circuits. It detects and sets the input current limit before the buck converter is started. The power up sequence from input source is as listed:

- 1. REGN LDO power up (セクション 7.3.3.1)
- 2. Poor source qualification (セクション 7.3.3.2)
- 3. Input voltage limit threshold setting (セクション 7.3.3.3)
- 4. Converter power-up (セクション 7.3.3.4)

## 7.3.3.1 REGN LDO Power Up

The REGN LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. The REGN also provides bias rail to TS external resistors. The pull-up rail of STAT can be connected to REGN as well. The REGN is enabled when all the below conditions are valid:

- VBUS above V<sub>VBUS UVLOZ</sub>
- VBUS above V<sub>BAT</sub> + V<sub>SLEEPZ</sub>
- EN\_HIZ = 0
- After 220-ms delay is completed

If any one of the above conditions is not valid, the REGN LDO and the converter power stage remain off with the converter disabled. In this state, the battery supplies power to the system.

#### 7.3.3.2 Poor Source Qualification

After the REGN LDO powers up, the device checks the current capability of the input source. The input source has to meet the following requirements in order to move forward to the next power on steps.

- 1. VBUS voltage below V<sub>VBUS OVP</sub>
- 2. VBUS voltage above V<sub>POORSRC</sub> when pulling I<sub>POORSRC</sub>

### 7.3.3.3 Input Voltage Limit Threshold Setting (VINDPM Threshold)

BQ25638 supports a wide range of input voltage limit (3.8 V - 16.8V). Its POR default VINDPM is set at 4.4V. The charger also supports dynamic VINDPM tracking, which tracks the battery voltage to ensure a sufficient margin between input and battery voltages for proper operation of the buck converter. This function is enabled by default, and can be disabled by clearing the VINDPM\_BAT\_TRACK register bit to 0. When enabled, the actual input voltage limit will be the higher of the VINDPM register and  $V_{INDPM\_BAT\_TRACK}$  (VBAT + 350 mV offset).

### 7.3.3.4 Converter Power-Up

After the input current and voltage limits are set, the converter is enabled and the HSFET and LSFET start switching. If battery charging is disabled, BATFET turns off. Otherwise, BATFET stays on to charge the battery. Converter startup requires the following conditions:



- VBUS has passed poor source qualification (セクション 7.3.3.2)
- VBUS > V<sub>BAT</sub> + V<sub>SLEEPZ</sub>
- V<sub>VBUS</sub> < V<sub>VBUS</sub> OVP
- EN HIZ = 0
- V<sub>SYS</sub> < V<sub>SYS</sub> OVP
- T<sub>J</sub> < T<sub>SHUT</sub>

BQ25638 provides soft start when system rail is ramped up. Concurrently, the system short protection limits the output current to approximately 0.5A when the system rail is below V<sub>SYS SHORT</sub>.

This device uses a highly efficient 1.5 MHz, fixed frequency pulse width modulated (PWM) step-down switching regulator. The internally compensated feedback loop keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying output filter design.

In order to improve light-load efficiency, the device switches to PFM control at light load condition. The DIS\_PFM\_FWD and DIS\_PFM\_OTG bits can be used to disable the PFM operation in buck and boost respectively.

## 7.3.3.5 Input Current Optimizer (ICO)

The device provides innovative Input Current Optimizer (ICO) to identify maximum power point without overloading the input source. The algorithm automatically identifies maximum input current limit of power source without entering VINDPM to avoid input source overload.

This feature is enabled by default (EN\_ICO=1) and can be disabled by setting EN\_ICO bit to 0. The algorithm runs automatically when EN\_ICO bit is set. The algorithm can also be forced to execute by setting FORCE\_ICO bit regardless of input source type detected (EN\_ICO = 1 is required for FORCE\_ICO to work).

The actual input current limit used by the Dynamic Power Management is reported in ICO\_IINDPM register while Input Current Optimizer is enabled (EN\_ICO = 1) or set by IINDPM register when the algorithm is disabled (EN\_ICO = 0). In addition, the current limit is clamped by ILIM pin unless EN\_EXTILIM bit is 0 to disable ILIM pin function .

When the algorithm is enabled, it runs continuously to adjust the input current limit of Dynamic Power Management (IINDPM) using ICO\_IINDPM register until ICO\_STAT[1:0] and ICO\_FLAG bits are set (the ICO\_FLAG bit indicates any change in ICO\_STAT[1:0] bits). The algorithm operates depending on battery voltage:

- 1. When the battery voltage is below VSYSMIN, the algorithm starts ICO\_IINDPM register with IINDPM which is the maximum input current limit allowed by system.
- 2. When the battery voltage is above VSYSMIN, the algorithm starts ICO\_IINDPM register with 500 mA which is the minimum input current limit to minimize adapter overload.

When the optimal input current is identified, the ICO\_STAT[1:0] and ICO\_FLAG bits are set to indicate the input current limit in ICO\_IINDPM register will not be changed until the algorithm is forced to run by the following events (these events also reset the ICO\_STAT[1:0] bits to '01'):

- 1. A new input source is plugged-in, or EN\_HIZ bit is toggled
- 2. IINDPM register is changed
- 3. VINDPM register is changed
- 4. FORCE\_ICO bit is set to 1
- 5. VBUS OVP event

If the optimal current is not identified (for example if output power < maximum input power), the ICO routine is suspended until more power is needed from the input. In this case, the ICO\_STAT bits are set to '11'.

## 7.3.3.6 Switching Frequency and Dithering Feature

Normally, the device switches with a fixed frequency. The charger also supports a frequency dithering function to improve EMI performance and help pass IEC-CISPR 22 specification. This function is disabled by default with setting EN DITHER=00b. It can be enabled by setting EN DITHER=01/10/11b, the switching frequency

資料に関するフィードバック(ご意見やお問い合わせ)を送信

is not fixed when dithering is enabled, it varies within determined range by EN\_DITHER setting, 01/10/11b is corresponding to ±2%/4%/6% switching frequency. The larger dithering range is selected, the smaller EMI noise peak will be, but at same time slightly larger VBUS/VSYS capacitor voltage ripple is generated. Therefore the dithering frequency range selection is a trade-off between EMI noise peak and VSYS/VBUS voltage ripple, recommend to choose the lowest dithering range which can pass IEC-CISPR 22 specification. The patented dithering pattern can improve EMI performance from switching frequency and up to 30MHz high frequency range which covers the entire conductive EMI noise range.

## 7.3.4 Power Path Management

BQ25638 accommodates a wide range of input sources from USB, wall adapter, to car charger. It provides automatic power path selection to supply the system (SYS) from input source (VBUS), battery (BAT), or both.

#### 7.3.4.1 Narrow VDC Architecture

BQ25638 uses the Narrow VDC architecture (NVDC) with BATFET separating the system from battery. The minimum system voltage is set by VSYSMIN register setting. Even with a fully depleted battery, the system is regulated to the minimum system voltage. If charging is enabled, the BATFET operates in linear mode (LDO mode). The default minimum system voltage at POR is 3.52V.

As the battery voltage rises above the minimum system voltage, the BATFET is turned fully on and the voltage difference between the system and battery is the R<sub>DSON</sub> of BATFET multiplied by the charging current. When battery charging is disabled and VBAT is above minimum system voltage setting, or charging is terminated, the system is regulated 50mV (typical) above battery voltage. The status register VSYS\_STAT bit goes high when the system is in minimum system voltage regulation.

## 7.3.4.2 Dynamic Power Management

To maximize input current without overloading the adapter, the charger features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. When an input source is over-loaded, either the current exceeds the input current limit (IINDPM) or the voltage falls below the input voltage limit (VINDPM). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage, the device automatically enters supplement mode where the BATFET turns on and the battery starts discharging to support the system from both the input source and battery.

During DPM mode, the status register bits VDPM\_STAT and/or IDPM\_STAT is/are set high. ☒ 7-1 shows the DPM response with 9-V/1.2-A adapter, 3.2-V battery, 2.8-A charge current, and 3.4-V minimum system voltage setting.




図 7-1. DPM Response

### 7.3.4.2.1 Input Current Limit on ILIM Pin

For safe operation, the device has an additional hardware pin on ILIM to limit the maximum input current on ILIM pin. The maximum input current is set by a resistor from ILIM pin to GND as:

$$I_{INREG} = \frac{K_{ILIM}}{R_{ILIM}} \tag{1}$$

The actual input current is limited to the lower of the two values set by ILIM pin and IINDPM register bits. The device regulates ILIM pin at 0.8 V. If ILIM voltage exceeds 0.8 V, the device enters input current regulation (refer to Dynamic Power Management).

The ILIM pin can also be used to monitor input current. The input current is proportional to the voltage on ILIM pin and can be calculated by:

$$IIN = \frac{K_{ILIM} \times V_{ILIM}}{R_{ILIM} \times 0.8} \tag{2}$$

The ILIM pin function is disabled when EN\_EXTILIM bit is set to 0. When the pin is disabled, both input current limit and monitoring functions are not available.

An RC filter in parallel with R<sub>ILIM</sub> is required when input current setting on ILIM pin is either:

- 1. Below 400 mA or
- 2. Above 2 A with 2.2-µH inductor

The value of the RC filter is 1.2 k $\Omega$  and 330 nF, respectively.

### 7.3.4.3 High Impedance (HIZ) Mode

The host may place the device into high impedance mode by writing EN\_HIZ = 1. In high impedance mode, RBFET (Q1), HSFET (Q2) and LSFET (Q3) are turned off. The RBFET and HSFET block current flow to and from VBUS, putting the VBUS pin into a high impedance state. The BATFET (Q4) is turned on to connect the BAT to SYS. During high impedance mode, REGN is disabled and the digital clock is slowed to conserve power.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

# 7.3.5 Battery Charging Management

The device charges 1-cell Li-lon battery with up to 5-A charge current. The 7 m $\Omega$  BATFET improves charging efficiency and minimizes the voltage drop during discharging.

## 7.3.5.1 Autonomous Charging Cycle

When battery charging is enabled (EN\_CHG bit = 1 and  $\overline{\text{CE}}$  pin is LOW), the device autonomously completes a charging cycle without host involvement. The device default charging parameters are listed in 表 7-1. The host can always control the charging operation and optimize the charging parameters by writing to the corresponding registers through I<sup>2</sup>C.

表 7-1. Charging Parameter Default Settings

	VREG	VRECHG	ITRICKLE	IPRECHG	ICHG	ITERM	TOPOFF TIMER
BQ25638	4.2 V	VREG - 100mV	80 mA	200 mA	2,000 mA	200 mA	Disabled

A new charge cycle starts when the following conditions are valid:

- Converter starts per the conditions in セクション 7.3.3.4
- EN CHG = 1
- CE pin is low
- · No thermistor fault on TS
- · No safety timer fault

The charger automatically terminates the charging cycle when the charging current is below termination threshold, battery voltage is above recharge threshold, and device not is in DPM or thermal regulation. When a fully charged battery is discharged below VRECHG, the device automatically starts a new charging cycle. After charging terminates, toggling  $\overline{CE}$  pin or EN\_CHG bit will also initiate a new charging cycle.

The STAT output indicates the charging status. Refer to  $\pm 2 > 3 > 7.3.8.2$  for details of STAT pin operation. In addition, the status register (CHG\_STAT) indicates the different charging phases as :

- 000 Not Charging
- 001 Trickle Charge (V<sub>BAT</sub> < V<sub>BAT\_SHORTZ</sub>)
- 010 Pre-charge (V<sub>BAT SHORTZ</sub> < V<sub>BAT</sub> < V<sub>BAT\_LOWV</sub>)
- 011 Fast Charge (CC mode)
- 100 Taper Charge (CV mode)
- 101 Reserved
- 110 Top-off Timer Active Charging
- 111 Charge Termination Done

When the CHG\_STAT transitions to any of these states, including when the charge cycle completes, an INT pulse is asserted to notify the host.

## 7.3.5.2 Battery Charging Profile

The device charges the battery in five phases: trickle charge, pre-charge, constant current, constant voltage and an optional top-off charging phase. At the beginning of a charging cycle, the device checks the battery voltage and regulates current and voltage accordingly.

If the charger device is in DPM regulation or thermal regulation during charging, the charging current can be less than the programmed value. In this case, termination is temporarily disabled and the charging safety timer is counted at half the clock rate.




図 7-2. Battery Charging Profile

## 7.3.5.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold, the converter is in constant-voltage regulation and the battery current is below ITERM. Because constant-voltage regulation is required for termination, the device does not terminate while IINDPM, VINDPM or thermal regulation loops are active. After the charging cycle is completed, the BATFET turns off. The converter keeps running to power the system, and BATFET can turn on again to engage supplement mode. Termination can be permanently disabled by writing 0 to EN\_TERM bit prior to charge termination.

When termination occurs, the status register CHG\_STAT is set to 111, and an INT pulse is asserted to the host. Termination is temporarily disabled when the charger device is in input current, voltage or thermal regulation. Termination can be permanently disabled by writing 0 to EN\_TERM bit prior to charge termination.

At low termination currents, due to the comparator offset, the actual termination current may be 10 mA-20 mA higher than the termination target. An optional snubber circuit can be added from the SW pin to ground, to improve termination accuracy at low currents. Suggested values for the snubber circuit are  $28 \Omega$  and 3 nF.

In order to compensate for comparator offset, a programmable top-off timer can be applied after termination is detected. When the top-off timer is enabled and termination occurs, the status register CHG\_STAT is set to 110. The top-off timer follows safety timer constraints, such that if the safety timers suspend, so will the top-off timer. Similarly, if the safety timers count at half-clock rate, so will the top-off timer. Refer to top top

Top-off timer gets reset by any of the following conditions:

- Charging cycle stop and restart (toggle CE pin, toggle EN\_CHG bit, charged battery falls below recharge threshold or adapter removed and replugged)
- 2. Termination status low to high
- 3. REG\_RST register bit is set

The top-off timer settings are read in once termination is detected by the charger. Programming a top-off timer value after termination will have no effect unless a recharge cycle is initiated. CHG\_FLAG is set to 1 when entering top-off timer segment and again when the top-off timer expires.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

#### 7.3.5.4 Thermistor Qualification

The charger provides a single thermistor input (TS) for battery temperature monitor. The TS pin can be ignored by setting TS\_IGNORE = 1. When the TS pin feedback is ignored, the charger considers the TS is always good for charging and OTG modes, and TS\_STAT will always report TS\_NORMAL. The TS pin may be left floating if TS\_IGNORE is set to 1.

When TS\_IGNORE = 0, the charger adjusts the charging profile based on the TS pin feedback information according to the configurable profile described in 29227.3.5.4.1. When the battery temperature crosses from one temperature range to another, TS\_STAT is updated accordingly, and the charger sets the FLAG bit for the newly-entered temperature range, unless it is TS\_NORMAL, which has no FLAG. If TS\_MASK is set to 0, any change to TS\_STAT, including a transition to TS\_NORMAL, will generate an  $\overline{\text{INT}}$  pulse.

## 7.3.5.4.1 Advanced Temperature Profile in Charge Mode

To improve the safety of charging Li-ion batteries, JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges. As battery technology continues to evolve, battery manufacturers have released temperature safety specifications that extend beyond the JEITA standard. BQ25638 features a highly flexible temperature-based charging profile to meet these advanced specifications while remaining backwards compatible with the original JEITA standard.




図 7-3. Advanced TS Charging Values




図 7-4. Advanced TS Charging Regions

表 7-2. TS Threshold Settings (default values in blue)

REGION	CONTROL REGISTER	CONTROL VALUE
COLD	TS_TH1	-5°C
COLD	13_1111	0°C
		5°C
6001	TO THO	7.5°C
COOL	TS_TH2	10°C
		12.5°C



表 7-2. TS Threshold Settings (default values in blue) (続き)

REGION	CONTROL REGISTER	CONTROL VALUE
		15°C
PRECOOL	TS_TH3	17.5°C
FRECOOL	13_1113	20°C
		22.5°C
		32.5°C
DDEWADM	TO THE	35°C
PREWARM	TS_TH4	37.5°C
		40°C
		42.5°C
WARM	TO THE	45°C
VVARIVI	TS_TH5	47.5°C
		50°C
НОТ	TO THE	55°C
no i	TS_TH6	60°C

Charging termination and the charging safety timer are adjusted within the temperature zones to reflect changes to the charging current. When IPRECHG and ICHG are reduced to 20% or 40% in the cool or warm temperature zones, the charging safety timer will count at half rate. If charging is suspended, the safety timer is suspended, the STAT pin blinks and CHG\_STAT is set to 000 (not charging). Charging termination is still enabled (when EN\_TERM=1) with termination current (ITERM) unchanged when charging current is reduced in cool or warm tempreature zones.

## 7.3.5.4.2 TS Pin Thermistor Configuration

The typical TS resistor network is illustrated below.




図 7-5. TS Resistor Network

The value of RT1 and RT2 are determined from the resistance of the recommended 103AT-2 thermistor at 0°C and 60 °C (RTH<sub>0°C</sub>= 27.28 k $\Omega$  and RTH<sub>60°C</sub> = 3.02 k $\Omega$ ) and the corresponding voltage thresholds V<sub>TS\_COLD</sub> and V<sub>TS\_HOT</sub> (expressed as percentage of REGN with value between 0 and 1).

$$RT2 = \frac{RTH_{0^{\circ}C} \times RTH_{60^{\circ}C} \times \left(\frac{1}{VTS\_0^{\circ}C} - \frac{1}{VTS\_60^{\circ}C}\right)}{RTH_{60^{\circ}C} \times \left(\frac{1}{VTS\_60^{\circ}C} - 1\right) - RTH_{0^{\circ}C} \times \left(\frac{1}{VTS\_0^{\circ}C} - 1\right)}$$
(3)

資料に関するフィードバック(ご意見やお問い合わせ)を送信

$$RT1 = \frac{\frac{1}{V_{TS_{-}0^{\circ}C}} - 1}{\frac{1}{R_{T2}} + \frac{1}{RTH_{0^{\circ}C}}}$$
(4)

$$RT2 = \frac{RTH_{COLD} \times RTH_{HOT} \times \left(\frac{1}{VT1} - \frac{1}{VT5}\right)}{RTH_{HOT} \times \left(\frac{1}{VT5} - 1\right) - RTH_{COLD} \times \left(\frac{1}{VT1} - 1\right)}$$
(5)

$$RT1 = \frac{\frac{1}{VT1} - 1}{\frac{1}{RT2} + \frac{1}{RTH_{COLD}}}$$
 (6)

Assuming a 103AT-2 NTC thermistor on the battery pack, the RT1 and RT2 are calculated to be 5.24 k $\Omega$  and 30.31 k $\Omega$  respectively.

If the thermistor is biased from TS\_BIAS, the maximum current should be checked against  $I_{TS\_BIAS\_FAULT}$ . For the worst-case condition of thermistor at 0  $\Omega$  impedance (very hot), the bias current is:

$$I_{\text{BIAS\_MAX}} = \frac{V_{\text{REGN}}}{RT1} \tag{7}$$

For 5.30 k $\Omega$  RT1, this has a maximum I<sub>BIAS</sub> of 0.94 mA, which is well below the minimum I<sub>TS\_BIAS\_FAULT</sub> threshold. The 103AT-2 NTC thermistor is the recommended thermistor and has 10 k $\Omega$  nominal impedance. Using a lower impedance thermistor will change the value of R1 and may produce a bias current that exceeds the TS\_BIAS pin fault threshold. TS\_STAT[2:0] is set to 111.

## 7.3.5.4.3 Cold/Hot Temperature Window in OTG Mode

For battery protection during boost OTG, the device monitors the battery temperature to be within the TS\_TH\_OTG\_COLD to TS\_TH\_OTG\_HOT thresholds. For a 103AT-2 NTC thermistor with RT1 of 5.3 k $\Omega$  and RT2 of 31.1 k $\Omega$ , TS\_TH\_OTG\_COLD default is -10°C and TS\_TH\_OTG\_HOT default is 60°C. When temperature is outside of this range, the OTG mode is suspended with REGN remaining on. In addition, VBUS\_STAT bits are set to 000, TS\_STAT is set to 001 (TS\_OTG\_COLD) or 010 (TS\_OTG\_HOT), and TS\_FLAG is set. In boost OTG, the converter stops switching. Once the battery temperature returns to normal temperature, the boost OTG is restarted and TS\_STAT returns to 000 (TS\_NORMAL).




図 7-6. TS Pin Thermistor Sense Threshold in Boost Mode

### 7.3.5.4.4 JEITA Charge Rate Scaling

The TS\_ISET\_PRECOOL, TS\_ISET\_COOL, TS\_ISET\_PREWARM and TS\_ISET\_WARM cool and warm charge current fold backs are based on a 1C charging rate. The 1C rate is the battery capacity in mA-hours



divided by 1 hour, so that a 500 mA-hour battery would have a 1C charging rate of 500 mA. The same battery would have a 2C charging rate of 1,000 mA. In order to convert the charging foldback, the host must set the CHG\_RATE register to the C rate for the battery. This scales the foldback accordingly.

When TS\_ISET\_PRECOOL, TS\_ISET\_COOL, TS\_ISET\_PREWARM or TS\_ISET\_WARM is set to either 00 (suspend) or 11 (unchanged), the CHG\_RATE setting has no effect. A summary is provided in 表 7-3

表 7.	.3	CH	G	Fما	d	Back
4X 1 .	·	<b>U</b>	J	ıvı	u	Dack

TS_ISET_PRECOOL, TS_ISET_COOL, TS_ISET_PREWARM or TS_ISET_WARM	CHG_RATE	FOLD-BACK CURRENT AS PERCENTAGE OF ICHG
00	Any	0% (Suspended)
01 (20%)	00 (1C)	20%
	01 (2C)	10%
	10 (4C)	5%
	11 (6C)	3.3%
10 (40%)	00 (1C)	40%
	01 (2C)	20%
	10 (4C)	10%
	11 (6C)	6.6%
11	Any	100%

## 7.3.5.4.5 TS\_BIAS Pin

The device has the TS\_BIAS pin to isolate the battery temperature sensing thermistor and associated resistor-divider from REGN. The 103AT-2 thermistor with typical resistor-divider network requires about 400  $\mu$ A to bias. The charger provides TS\_BIAS pin, which is internally connected to the REGN LDO via a back-to-back MOSFET. When no temperature measurement is being taken, the switch is disabled to disconnect the thermistor and resistor-divider from the REGN LDO, saving the 400  $\mu$ A bias current from being expended unnecessarily. Additionally, if TS IGNORE = 1, TS BIAS pin gets disconnected from REGN.

The TS\_BIAS pin has short-circuit protection. If a short is detected on the TS\_BIAS pin, the switch will be disabled to to disconnect the short from REGN. If this condition occurs, TS\_STAT is set to 111. Charging and OTG modes are suspended until the short is removed.

# 7.3.5.5 Charging Safety Timers

BQ25638 has three built-in safety timers to prevent extended charging cycle due to abnormal battery conditions. The fast charge safety timer and pre-charge safety timers are set through I<sup>2</sup>C CHG\_TMR and PRECHG\_TMR fields, respectively. The trickle charge timer is fixed as 1 hour.

The trickle charging, pre-charging and fast charging safety timers can be disabled by setting EN\_SAFETY\_TMRS = 0. EN\_SAFETY\_TMRS can be enabled anytime regardless of which charging stage the charger is in. Each timer will start to count as soon as the following two conditions are simultaneously true: EN\_SAFETY\_TMRS=1 and the corresponding charging stage is active.

When either the fast charging, trickle charging or pre-charging safety timer expires, the SAFETY\_TMR\_STAT and SAFETY TMR FLAG bits are set to 1.

Events that cause a reduction in charging current will also cause the charging safety timer to count at half-clock rate if EN\_TMR2X bit is set.

During faults which suspend charging, the charge, pre-charge and trickle safety timers are also suspended, regardless of the state of the EN\_TMR2X bit. Once the fault goes away, charging resumes and the safety timer resumes where it stopped.

資料に関するフィードバック(ご意見やお問い合わせ)を送信

The charging safety timer and the charging termination can be disabled at the same time. Under this condition, the charging will keep running until it is disabled by the host.

## 7.3.6 USB On-The-Go (OTG)

#### 7.3.6.1 Boost OTG Mode

The device supports boost converter operation to deliver power from the battery to VBUS. The output voltage is set in VOTG and the maximum current is set in IOTG. VBUS\_STAT is set to 111 upon a successful entry into boost OTG. The boost operation is enabled when the following conditions are met:

- 1. BAT above V<sub>BAT OTG</sub>
- 2. VBUS less than  $\overline{V}_{BAT}+V_{SLEEP}$
- 3. Boost mode operation is enabled (EN OTG = 1)
- 4. V<sub>TS OTG HOT</sub> < V<sub>TS</sub> < V<sub>TS OTG COLD</sub>
- 5.  $V_{REGN} > V_{REGN_OK}$
- 6. 30 ms delay after EN OTG = 1
- 7. Boost mode regulation voltage (VOTG) is greater than 105% of battery voltage.

Any of the following conditions will cause an exit from boost OTG. Unless otherwise indicated, exit is into battery-only mode by setting EN\_OTG = 0.:

- OTG mode is disabled (EN OTG=0).
- Entry into shutdown, ultra-low power mode or system power reset by setting EN\_OTG = 0 and then enter into shutdown, ultra-low power mode or system power reset as selected.

## 7.3.7 Integrated 12-bit ADC for Monitoring

BQ25638 provides an integrated 12-bit ADC for the host to monitor various system parameters. The ADC\_RATE bit allows continuous conversion or one-shot behavior.

To enable the ADC, the EN\_ADC bit must be set to '1'. The ADC is disabled by default (EN\_ADC=0) to conserve power. The ADC is allowed to operate if either VBUS >  $V_{POORSRC}$  or VBAT >  $V_{BAT\_LOWV}$  is valid. If EN\_ADC is set to '1' before VBUS or VBAT reach their respective valid thresholds, then EN\_ADC stays '0'. When the charger enters HIZ mode, the ADC is disabled, with EN\_ADC set to '0'. The host can re-enable the ADC during HIZ mode by setting EN\_ADC = 1. To minimize quiescent current during HIZ mode, the ADC should be disabled by setting EN\_ADC=0.

At battery only condition, if the TS\_ADC channel is enabled, the ADC will only operate when battery voltage is higher than 3.2V (the minimal value to turn on REGN), otherwise, the ADC will operate when the battery voltage is higher than  $V_{BAT\ LOWV}$ .

The ADC\_DONE\_STAT, ADC\_DONE\_FLAG bits will be set when a conversion is complete in one-shot mode only. During continuous conversion mode, the ADC\_DONE\_STAT, ADC\_DONE\_FLAG bits have no meaning and will remain at 0. In one-shot mode, the EN\_ADC bit will be set to 0 at the completion of the conversion, at the same time as the ADC\_DONE\_FLAG bit is set. In continuous mode, the EN\_ADC bit remains at 1 until the user disables the ADC by setting it to 0.

The device offers an optional ADCIN input to monitor the value of an external signal up-to 1V.

# 7.3.8 Status Outputs (INT, PG, STAT)

### 7.3.8.1 PG Pin Power Good Indicator

The PG pin goes LOW to indicate a good input source when:

- V<sub>VBUS</sub> is above V<sub>VBUS</sub> UVLOZ
- V<sub>VBUS</sub> is above battery (not in sleep)
- V<sub>VBUS</sub> is below V<sub>VBUS</sub> OVP threshold
- V<sub>VBUS</sub> is above V<sub>POORSRC</sub> when I<sub>POORSRC</sub> current is applied (not a poor source)
- V<sub>VBUS</sub> is above programmable PG\_TH threshold



## 7.3.8.2 Charging Status Indicator (STAT)

BQ25638 indicates charging state on the open drain STAT pin. The STAT pin can drive an LED. The STAT pin function can be disabled via the DIS\_STAT bit. When disabled, the open-drain STAT pin is put into a high-impedance state, which will cause the pin to be pulled HIGH if there is an external pull-up. The pin can be left floating if DIS\_STAT is set to 1 (disable.)

表 7-4. STAT Pin State

CHARGING STATE	STAT INDICATOR
Charging in progress (including recharge)	LOW
Not charging, no fault detected. (Includes charging complete, EN_CHG = 0, $\overline{\text{CE}}$ high, EN_HIZ = 1, no adapter present, in OTG mode.)	HIGH
Charge suspend Boost Mode suspend	Blinking at 1 Hz

# 7.3.8.3 Interrupt to Host (INT)

In many applications, the host does not continually poll the charger status registers. Instead, the  $\overline{\text{INT}}$  pin may be used to notify the host of a status change with a 256-µs  $\overline{\text{INT}}$  pulse. Upon receiving the interrupt pulse, the host may read the flag registers (Charger\_Flag\_X and FAULT\_Flag\_X) to determine the event that caused the interrupt, and for each flagged event, read the corresponding status registers (Charger\_Status\_X and FAULT\_Status\_X) to determine the current state. Once set to 1, the flag bits remain latched until they are read by the host, which clears them. The status bits, however, are updated whenever there is a change to status and always represent the current state of the system.

The INT events can be masked off to prevent INT pulses from being sent out when they occur, with the exception of the initial power-up interrupt. Interrupt events are masked by setting their mask bit in registers (Charger\_Mask\_X and FAULT\_Mask\_X.) Events always cause the corresponding flag bit to be set to 1, regardless of whether or not the interrupt pulse has been masked.

#### 7.3.9 BATFET Control

The device has an integrated, bi-directionally blocking BATFET that can be turned off to remove leakage current from the battery to the system. The BATFET is controlled by the BATFET\_CTRL register bits, and supports shutdown mode, ultra-low power mode and system power reset.

表 7-5. BATFET Control Modes

MODE	BATFET	I <sup>2</sup> C	ENTRY, NO ADAPTER	ENTRY, WITH ADAPTER, BATFET_CTRL_WVBUS =0	ENTRY, WITH ADAPTER, BATFET_CTRL_WVBUS =1	EXIT
Normal	On	Active	N/A			N/A
Ultra-low power mode	Off	Active	Writing BATFET_CTRL = 10 turns off BATFET after BATFET_DLY and enters ultra-low power mode.	Writing BATFET_CTRL = 10 has no effect while adapter is present. When both BATFET_DLY has expired and the adapter is removed, the device turns off BATFET and enters ultra-low power mode. Writing BATFET_CTRL = 00 before adapter is removed aborts ultra-low power mode.	Writing BATFET_CTRL = 10 turns off BATFET after BATFET_DLY. When both BATFET_DLY has expired and adapter is removed, the device enters ultra- low power mode. Writing BATFET_CTRL = 00 before adapter is removed turns BATFET on and aborts ultra-low power mode.	QON, I <sup>2</sup> C, adapter plug-in

資料に関するフィードバック (ご意見やお問い合わせ) を送信



# 表 7-5. BATFET Control Modes (続き)

MODE	BATFET	I <sup>2</sup> C	ENTRY, NO ADAPTER	ENTRY, WITH ADAPTER, BATFET_CTRL_WVBUS =0	, ,	EXIT
System reset	On to Off to On	Active	Writing BATFET_CTRL = 11 initiates system reset after BATFET_DLY. Holding QON low for tQON_RST initiates immediate reset (BATFET_DLY is not applied.)	Writing BATFET_CTRL = 11 is ignored and BATFET_CTRL resets to 00. Holding QON low for t <sub>QON_RST</sub> is ignored.	Writing BATFET_CTRL = 11 initiates system reset after BATFET_DLY. Holding QON low for tQON_RST initiates immediate reset. Converter is placed in HIZ during system reset and exits HIZ when system reset completes.	N/A
Shutdown mode	Off	Off	Writing BATFET_CTRL = 01 turns off BATFET after BATFET_DLY and enters shutdown.	Writing BATFET_CTRL = 01 with adapter present is ignored, regardless of BATFET_CTRL_WVBUS setting, and BATFET_CTRL is reset to 00.		Adapter plug-in

#### 7.3.9.1 Shutdown Mode

For the lowest battery leakage current, the host can shut down the device by setting the register bits BATFET\_CTRL to 01. In this mode, the BATFET is turned off to prevent the battery from powering the system, the I<sup>2</sup>C is disabled and the charger is totally shut down. The charger can only be woken up by plugging in an adapter. When the adapter is plugged in, the device starts back up with all register settings in their POR default.

After the host sets BATFET\_CTRL to 01, the BATFET turns off after waiting either 20 ms or 10s as configured by BATFET\_DLY register bit. Shutdown mode can only be entered when  $V_{VBUS} < V_{VBUS\_UVLO}$ , regardless of the BATFET\_CTRL\_WVBUS setting, which has no effect on shutdown mode entry. If the host writes BATFET\_CTRL = 01 with  $V_{VBUS} > V_{VBUS\_UVLOZ}$ , the request is ignored and the BATFET\_CTRL bits are set back to 00.

If the host writes BATFET\_CTRL to 01 while boost OTG, BQ25638 first exits from boost OTG by setting EN\_OTG = 0 and then enters shutdown mode.

 $\overline{\text{QON}}$  has no effect during shutdown mode. The internal pull-up on the  $\overline{\text{QON}}$  pin is disabled during shutdown to prevent leakage through the pin.

#### 7.3.9.2 Ultra-Low Power Mode

In ultra-low power mode, the BATFET is turned off to prevent the battery from powering the system. The host may place BQ25638 into ultra-low power mode by setting BATFET\_CTRL = 10. ultra-low power mode has slightly higher quiescent current than shutdown mode, but  $\overline{\text{QON}}$  or an I<sup>2</sup>C command may be used to exit from ultra-low power mode. The device is taken out of ultra-low power mode by either of these methods:

- Pulling the QON pin low for t<sub>SM EXIT</sub>
- Write BATFET\_CTRL to 00 via I<sup>2</sup>C
- V<sub>VBUS</sub> > V<sub>VBUS</sub> <sub>UVLOZ</sub> (adapter plug-in)

When the charger exits from ultra-low power mode, the registers are reset to their POR values.

Ultra-low power mode is only entered when the adapter is not present. Setting BATFET\_CTRL = 10 while  $V_{VBUS} > V_{VBUS\_UVLOZ}$  (adapter present) will either disable the BATFET or have no immediate effect depending on the setting of BATFET\_CTRL\_WVBUS.

## 7.3.9.3 System Power Reset

The BATFET functions as a load switch between battery and system when the converter is not running. By changing the state of BATFET from on to off, systems connected to SYS can be power cycled. Any of the following conditions will initiate a system power reset:

- BATFET\_CTRL\_WVBUS = 1 and QON is pulled low for t<sub>QON\_RST</sub>
- BATFET\_CTRL\_WVBUS = 1 and BATFET\_CTRL = 11
- BATFET\_CTRL\_WVBUS = 0 and VBUS < V<sub>VBUS UVLO</sub> simultaneously with QON pulled low for t<sub>QON RST</sub>
- BATFET\_CTRL\_WVBUS = 0 and VBUS < V<sub>VBUS\_UVLO</sub> and BATFET\_CTRL = 11




図 7-7. System Power Reset Timing

When BATFET\_CTRL\_WVBUS is set to 1, system power reset will proceed if either BATFET\_CTRL is set to 11 or  $\overline{QON}$  is pulled low for  $t_{QON\_RST}$ , regardless of whether or not VBUS is present. There is a delay of  $t_{BATFET\_DLY}$  before initiating the system power reset. If  $\overline{QON}$  is pulled low, there is no delay after the  $t_{QON\_RST}$  completes, regardless of BATFET\_DLY setting.

The system power reset can be initiated from the battery only condition, from OTG mode or from the forward charging mode with adapter present. If the system power is reset when the charger is in boost OTG mode, the boost OTG mode will first be terminated by setting EN OTG = 0.

#### 7.3.10 Protections

## 7.3.10.1 Voltage and Current Monitoring in Battery Only and HIZ Modes

The device monitors a reduced set of voltages and currents when operating from battery without an adapter or when operating from battery in high impedance mode.

#### 7.3.10.1.1 Battery Overcurrent Protection

BQ25638 has a two-level battery overcurrent protection. The  $I_{BAT\_PK}$  threshold is set by IBAT\_PK and provides a fast (100 µs) protection for the battery discharging.  $I_{BATFET\_OCP}$  provides a slower (50 ms), fixed-threshold protection for the BATFET. If the battery discharge current becomes higher than either threshold for its deglitch time, the BAT\_FAULT\_STAT and BAT\_FAULT\_FLAG fault register bits are set to 1, and the BATFET enters hiccup mode with 100ms off-time and ~1% on-time. The BAT\_FAULT\_STAT will return to 0 once the BATFET is disabled for the hiccup mode. Once the BATFET is turned back on, the  $I_{BAT\_PK}$  and  $I_{BATFET\_OCP}$  thresholds are re-evaluated with their respective deglitch times. In boost OTG mode, if the battery discharging current is higher than either  $I_{BAT\_PK}$  or  $I_{BATFET\_OCP}$  for their respective deglitch times, the charger exits OTG mode by clearing the EN OTG bit.

# 7.3.10.1.2 Battery Undervoltage Lockout

In battery-only mode, BQ25638 will disable the BATFET if  $V_{BAT}$  falls below  $V_{BAT\_UVLO}$ , separating the system from the battery.  $I^2C$  is disabled as well. Upon exit from the undervoltage lockout condition when either  $V_{BAT}$ 

Decident Folder Links BOOK

rises above  $V_{BAT\_UVLOZ}$  or  $V_{VBUS}$  rises above  $V_{VBUS\_UVLOZ}$ ,  $I^2C$  will be re-enabled and the registers are reset to their POR values.

## 7.3.10.2 Voltage and Current Monitoring in Forward Mode

The device closely monitors VBUS, SYS and BAT voltages, as well as VBUS, BAT and internal FET currents to ensure safe forward mode operation.

#### 7.3.10.2.1 Input Overvoltage

If VBUS voltage rises above  $V_{VBUS\_OVP}$ , the converter stops switching immediately to protect the internal power MOSFETs and  $I_{PMID\_LOAD}$  discharge current is applied to bring down VBUS voltage. VBUS\_FAULT\_FLAG is set to 1 and the VBUS\_FAULT\_STAT bit transitions to 1. When VBUS falls back below  $V_{VBUS\_OVPZ}$ , VBUS\_OVP\_STAT will transition to 0 and the converter will resume switching.

## 7.3.10.2.2 System Overvoltage Protection (SYSOVP)

When VSYS rises above  $V_{SYS\_OVP}$  in forward converter operation, the converter stops switching immediately to limit voltage overshoot and applies  $I_{SYS\_LOAD}$  to pull down the system voltage. VSYS\_FAULT\_FLAG is set to 1 and the VSYS\_FAULT\_STAT transitions to 1. Once VSYS drops below  $V_{SYS\_OVP}$ , the converter resumes switching, the 30 mA discharge current is removed and VSYS\_FAULT\_STAT transitions to 0.

### 7.3.10.2.3 Forward Converter Cycle-by-Cycle Current Limit

The converter has cycle-by-cycle peak overcurrent protection in the switching MOSFETs. In forward mode, if the current through Q2 exceeds I<sub>HSFET\_OCP</sub>, the converter will immediately turn off the high-side gate drive for the remainder of the switching cycle. Normal switching resumes on the next switching cycle.

#### 7.3.10.2.4 System Short

When the SYS voltage falls below  $V_{SYS\_SHORT}$ , the charger immediately enters PFM operation to limit the output current to approximately 0.5A or less. SYS\_FAULT\_STAT and SYS\_FAULT\_FLAG bits are set to 1. If  $V_{SYS}$  rises above  $V_{SYS\_SHORTZ}$ , the converter exits forced PFM mode, and the SYS\_FAULT\_STAT bit is set to 0.

## 7.3.10.2.5 Battery Overvoltage Protection (BATOVP)

When  $V_{BAT}$  transitions above  $V_{BAT\_OVP}$ , BQ25638 immediately disables charging by disabling the BATFET and applies  $I_{BAT\_LOAD}$  current source to discharge excess BAT voltage. BAT\_FAULT\_FLAG is set to 1 and BAT\_FAULT\_STAT transitions to 1. Once  $V_{BAT}$  falls below  $V_{BAT\_OVPZ}$ , charging resumes and BAT\_FAULT\_STAT transitions back to 0.

## 7.3.10.2.6 Sleep and Poor Source Comparators

The sleep comparator is used to suspend the converter if the adapter voltage is insufficient to maintain buck converter operation while charging the battery. If  $V_{VBUS}$  falls below  $V_{BAT} + V_{SLEEP}$  the converter stops switching, the  $\overline{PG}$  pin transitions high. If  $V_{VBUS}$  rises back above  $V_{BAT} + V_{SLEEPZ}$ , the converter restarts, the  $\overline{PG}$  pin transitions low.

If  $V_{VBUS}$  falls below  $V_{POORSRC}$ , the converter stops switching and the  $\overline{PG}$  pin transitions high (if not already suspended and high due to the sleep comparator), and the VBUS\_STAT transitions to 000 and the device transitions to battery-only mode. If  $V_{VBUS}$  rises above  $V_{POORSRC}$ , it is a new adapter attach, and poor source qualification will be run. VBUS\_STAT and the  $\overline{PG}$  pin state will be determined by the adapter attach sequence as outlined in 292327.3.3.

#### 7.3.10.3 Voltage and Current Monitoring in Reverse Mode

The device closely monitors VBUS, SYS and BAT voltages, as well as VBUS, BAT and FET currents to ensure safe reverse mode operation.

#### 7.3.10.3.1 Boost Mode Overvoltage Protection

During OTG operation, BQ25638 uses two comparators to sense output overvoltage at VBUS and PMID. If either VBUS or PMID voltage rises above their OVP threshholds, the converter stops switching and attempts to discharge the voltage.

If the OVP condition persists on VBUS or PMID, OTG\_FAULT\_FLAG is set to 1, OTG\_FAULT\_STAT transitions to 1 and the converter powers down into a fault condition and the device exits from OTG mode by setting EN OTG = 0.

## 7.3.10.3.2 Boost Mode Duty Cycle Protection

After an initial startup blanking period, BQ25638 monitors the PMID voltage during boost OTG mode to ensure that PMID voltage remains sufficiently above VSYS to maintain the minimum duty cycle. If  $V_{PMID}$  falls below  $V_{BOOST\ DUTY}$  (105%  $V_{SYS}$  typical), the converter stops and enters hiccup mode.

If the boost converter cannot recover from hiccup mode, EN\_OTG bit is cleared and the device exits boost mode. The host may attempt to restart boost OTG mode by setting EN\_OTG = 1.

### 7.3.10.3.3 Boost Mode PMID Undervoltage Protection

During boost OTG mode, BQ25638 converter monitors PMID for undervoltage. If the PMID voltage falls below  $V_{OTG\ UVP}$ , the converter stops and enters hiccup mode.

If the boost converter cannot recover from hiccup mode, EN\_OTG bit is cleared and the device exits boost mode. The host may attempt to restart boost OTG mode by setting EN\_OTG = 1.

### 7.3.10.3.4 Boost Mode Battery Undervoltage

If  $V_{BAT}$  falls below  $V_{BAT\_OTGZ}$  during OTG mode, the charger exits OTG mode by setting EN\_OTG = 0, and BAT\_FAULT\_STAT and BAT\_FAULT\_FLAG are set to 1. Setting EN\_OTG = 1 while  $V_{BAT\_OTG}$  will not enter OTG and the EN\_OTG bit will be cleared to 0. When the battery is charged above  $V_{BAT\_OTG}$ , OTG mode may be entered by setting EN\_OTG = 1.

## 7.3.10.3.5 Boost Converter Cycle-by-Cycle Current Limit

The converter has cycle-by-cycle peak overcurrent protection in the switching MOSFETs. In OTG mode, if the current through Q3 exceeds I<sub>LSFET\_OCP</sub>, the converter will immediately turn off the low-side gate drive for the remainder of the switching cycle. Normal switching resumes on the next switching cycle.

## 7.3.10.3.6 Boost Mode SYS Short

If VSYS falls below VSYS\_SHORT in boost OTG mode, BQ25638 immediately stops the boost converter, enters hiccup mode, and sets SYS\_FAULT\_FLAG to 1.

If the boost converter cannot recover from hiccup mode, EN\_OTG bit is cleared and the device exits boost mode. The host may attempt to restart boost OTG mode by setting EN\_OTG = 1.

## 7.3.10.4 Thermal Regulation and Thermal Shutdown

#### 7.3.10.4.1 Thermal Protection in Buck Mode

The device monitors the internal junction temperature  $T_J$  to avoid overheating the chip and limits the IC junction temperature in buck mode. When the internal junction temperature exceeds the  $T_{REG}$  thermal regulation limit (TREG register configuration), the device lowers the charging current. During thermal regulation, the safety timer runs at half the clock rate, and the TREG\_FLAG and TREG\_STAT bits are set to 1. Additionally, the device has thermal shutdown to turn off the converter and BATFET when IC junction temperature exceeds  $T_{SHUT}$ . The fault bit TSHUT\_FLAG is set to 1 and TSHUT\_STAT transitions to 1. The BATFET and converter are re-enabled when IC temperature is  $T_{SHUT}$  HYS below  $T_{SHUT}$ , and TSHUT\_STAT transitions to 0.

#### 7.3.10.4.2 Thermal Protection in Boost Mode

The device monitors the internal junction temperature to provide thermal shutdown during boost mode. When IC junction temperature exceeds  $T_{SHUT}$ , the boost mode is disabled by setting EN\_OTG bit low and BATFET

資料に関するフィードバック(ご意見やお問い合わせ)を送信

is turned off, and TSHUT\_FLAG is set to 1. When IC junction temperature is below  $T_{SHUT}$  -  $T_{SHUT\_HYS}$ , the BATFET is enabled automatically to allow system to restore and the host can re-enable EN\_OTG bit to recover.

#### 7.3.10.4.3 Thermal Protection in Battery-only Mode

The device monitors the internal junction temperature  $T_J$  to avoid overheating the chip and limits the IC junction temperature in battery-only mode. The device has thermal shutdown to turn off the BATFET when IC junction temperature exceeds  $T_{SHUT}$ . The fault bit TSHUT\_FLAG is set to 1 and TSHUT\_STAT transitions to 1. The BATFET is re-enabled when IC temperature is  $T_{SHUT}$  has below  $T_{SHUT}$ , and TSHUT\_STAT transitions to 0.

#### 7.4 Device Functional Modes

#### 7.4.1 Host Mode and Default Mode

The device is a host controlled charger, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or while host is in sleep mode. When the charger is in default mode, WD\_STAT bit becomes HIGH, WD\_FLAG is set to 1, and an  $\overline{\text{INT}}$  is asserted low to alert the host (unless masked by WD\_MASK). The WD\_FLAG bit would read as 1 upon the first read and then 0 upon subsequent reads. When the charger is in host mode, WD\_STAT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired. All the registers are in the default settings.

In default mode, the device keeps charging the battery with default 1-hour trickle charging safety timer, 2-hour pre-charging safety timer and the 12-hour fast charging safety timer. At the end of the 1-hour or 2-hour or 12-hour timer expired, the charging is stopped and the buck converter continues to operate to supply system load.

A write to any  $I^2C$  register transitions the charger from default mode to host mode, and initiates the watchdog timer. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WD\_STAT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

When the watchdog expires, the device returns to default mode. The ICHG value is divided in half when the watchdog timer expires, and a number of other fields are reset to their POR default values as shown in the notes column of the register tables in . The watchdog timer will be reset on any write if the watchdog timer has expired. When watchdog timer expires, WD\_STAT and WD\_FLAG is set to 1, and an  $\overline{\text{INT}}$  is asserted low to alert the host (unless masked by WD\_MASK).






図 7-8. Watchdog Timer Flow Chart

## 7.4.2 Register Bit Reset

Beside the register reset by the watchdog timer in the default mode, the register and the timer could be reset to the default value by writing the REG\_RST bit to 1. The register bits, which can be reset by the REG\_RST bit, are noted in the Register Map section. After the register reset, the REG\_RST bit will go back from 1 to 0 automatically.

## 7.5 Programming

#### 7.5.1 Serial Interface

BQ25638 uses I<sup>2</sup>C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I<sup>2</sup>C is a bi-directional 2-wire serial interface. Only two open-drain bus lines are required: a serial data line (SDA), and a serial clock line (SCL).

The device has 7-bit I<sup>2</sup>C address 0x6B, receiving control inputs from a host device such as a micro-controller or digital signal processor through register addresses defined in the Register Map. The host device initiates all transfers and the charger responds. Register reads outside of these adresses return 0xFF. When the bus is free, both SDA and SCL lines are HIGH.

The I<sup>2</sup>C interface supports standard mode (up to 100 kbits/s), fast mode (up to 400 kbits/s) and fast mode plus (up to 1 Mbits/s.) These lines are pulled up to a reference voltage via pull-up resistor. The device I<sup>2</sup>C detection thresholds support a communication reference voltage between 1.2V - 5V.

Due to the ultra low  $I_Q$  when the device operates in low power mode, it is necessary to use an increased timing between  $I^2C$  read commands on the  $I^2C$  bus when operating in fast mode or fast mode plus. The recommended minimum  $t_{huf}$  (bus free time between a STOP and START condition) depends on the  $I^2C$  mode:

- Standard mode (100 kbits/s):
  - No additional requirements
- Fast mode (400 kbits/s):
  - Increase I<sup>2</sup>C t<sub>buf</sub> to at least 80 μs
  - If using repeated start commands, ensure I<sup>2</sup>C tsu:STA is at least 80 μs
- Fast mode plus (1 Mbits/s):
  - Increase I<sup>2</sup>C t<sub>buf</sub> to at least 120 μs
  - If using repeated start commands, ensure I<sup>2</sup>C tsu:STA is at least 120 μs

### 7.5.1.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.




图 7-9. Bit Transfer on the I<sup>2</sup>C Bus

#### 7.5.1.2 START and STOP Conditions

All transactions begin with a START (S) and are terminated with a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the host. The bus is considered busy after the START condition, and free after the STOP condition.






図 7-10. START and STOP Conditions on the I<sup>2</sup>C Bus

## 7.5.1.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an ACKNOWLEDGE (ACK) bit. Data is transferred with the Most Significant Bit (MSB) first. If a target cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the SCL line low to force the host into a wait state (clock stretching). Data transfer then continues when the target is ready for another byte of data and releases the SCL line.




図 7-11. Data Transfer on the I<sup>2</sup>C Bus

### 7.5.1.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The ACK signaling takes place after each transmitted byte. The ACK bit allows the host to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9<sup>th</sup> clock pulse, are generated by the host.

The transmitter releases the SDA line during the acknowledge clock pulse so the host can pull the SDA line LOW and it remains stable LOW during the HIGH period of this 9<sup>th</sup> clock pulse.

A NACK is signaled when the SDA line remains HIGH during the 9<sup>th</sup> clock pulse. The host can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

## 7.5.1.5 Target Address and Data Direction Bit

After the START signal, a target address is sent. This address is 7 bits long, followed by the 8 bit as a data direction bit (bit R/ $\overline{W}$ ). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ). The device 7-bit address is defined as 1101 011' (0x6B). The address bit arrangement is shown below.




図 7-12. Complete Data Transfer on the I<sup>2</sup>C Bus

資料に関するフィードバック(ご意見やお問い合わせ)を送信



### 7.5.1.6 Single Write and Read




図 7-13. Single Write




図 7-14. Single Read

If the register address is not defined, the charger IC sends back NACK and returns to the idle state.

#### 7.5.1.7 Multi-Write and Multi-Read

The charger device supports multi-byte read and multi-byte write of all registers. These multi-byte operations are allowed to cross register boundaries. For instance, the entire register map may be read in a single operation with a 39-byte read that starts at register address 0x01.




図 7-15. Multi-Write




図 7-16. Multi-Read

## 7.6 BQ25638 Registers

表 7-6 lists the memory-mapped registers for the BQ25638 registers. All register offset addresses not listed in 表 7-6 should be considered as reserved locations and the register contents should not be modified.



表 7-6. BQ25638 Registers

Address	Acronym	表 7-6. BQ25638 Registers Register Name	Section
0x2	REG0x02_Charge_Current_Limit		Go
0x4	REG0x04_Charge_Voltage_Limit	_	Go
0x6	REG0x06_Input_Current_Limit	Input Current Limit	Go
0x8	REG0x08 Input Voltage Limit	Input Voltage Limit	Go
0xA	REG0x0A_IOTG_regulation	IOTG regulation	Go
0xC	REG0x0C_VOTG_regulation	VOTG regulation	Go
0xE	REG0x0E Minimal System Volt	Minimal System Voltage	Go
UXE	age	Willimai System Voltage	Gu
0x10	REG0x10_Precharge_Control	Precharge Control	Go
0x12	REG0x12_Termination_Control	Termination Control	Go
0x14	REG0x14_Charge_Timer_Control	Charge Timer Control	Go
0x15	REG0x15_Charger_Control_0	Charger Control 0	Go
0x16	REG0x16_Charger_Control_1	Charger Control 1	Go
0x17	REG0x17_Charger_Control_2	Charger Control 2	Go
0x18	REG0x18_Charger_Control_3	Charger Control 3	Go
0x19	REG0x19_Charger_Control_4	Charger Control 4	Go
0x1A	REG0x1A_Charger_Control_5	Charger Control 5	Go
0x1C	REG0x1C_NTC_Control_0	NTC Control 0	Go
0x1D	REG0x1D_NTC_Control_1	NTC Control 1	Go
0x1E	REG0x1E_NTC_Control_2	NTC Control 2	Go
0x1F	REG0x1F_NTC_Control_3	NTC Control 3	Go
0x20	REG0x20_Charger_Status_0	Charger Status 0	Go
0x21	REG0x21_Charger_Status_1	Charger Status 1	Go
0x22	REG0x22_FAULT_Status	FAULT Status	Go
0x23	REG0x23_Charger_Flag_0	Charger Flag 0	Go
0x24	REG0x24_Charger_Flag_1	Charger Flag 1	Go
0x25	REG0x25_FAULT_Flag	FAULT Flag	Go
0x26	REG0x26_Charger_Mask_0	Charger Mask 0	Go
0x27	REG0x27_Charger_Mask_1	Charger Mask 1	Go
0x28	REG0x28 FAULT Mask	FAULT Mask	Go
0x29	REG0x29_ICO_Current_Limit	ICO Current Limit	Go
0x2B	REG0x2B_ADC_Control	ADC Control	Go
0x2C	REG0x2C_ADC_Channel_Disable	ADC Channel Disable	Go
0x2D	REG0x2D_IBUS_ADC	IBUS ADC	Go
0x2F	REG0x2F_IBAT_ADC	IBAT ADC	Go
0x31	REG0x31_VBUS_ADC	VBUS ADC	Go
0x33	REG0x33_VPMID_ADC	VPMID ADC	Go
0x35	REG0x35_VBAT_ADC	VBAT ADC	Go
0x37	REG0x37_VSYS_ADC	VSYS ADC	Go
0x39	REG0x39 TS ADC	TS ADC	Go
0x3B	REG0x3B_TDIE_ADC	TDIE ADC	Go
0x3D	REG0x3D_ADCIN_ADC	ADCIN ADC	Go
0x3E 0x3F	REG0x3F_Part_Information	Part Information	Go
0x3F	REG0x80_Virtual_Control_0	Virtual Control 0	Go
UXOU	TLOUXUU_VIIILUAI_CUIIIIUI_U	virtual Cultiful C	

## 表 7-6. BQ25638 Registers (続き)

Address Acronym		Register Name	Section
0x81	REG0x81_Virtual_Control_1	Virtual Control 1	Go

Complex bit access types are encoded to fit into small table cells. 表 7-7 shows the codes that are used for access types in this section.

表 7-7. BQ25638 Access Type Codes

S. F. Equation Records Type Codes									
Access Type	Code	Description							
Read Type	Read Type								
R	R	Read							
Write Type									
W	W	Write							
Reset or Default	Value								
-n		Value after reset or the default value							

### 7.6.1 REG0x02\_Charge\_Current\_Limit Register (Address = 0x2) [Reset = 0x0640]

REG0x02\_Charge\_Current\_Limit is shown in 図 7-17 and described in 表 7-8.

Return to the Summary Table.

図 7-17. REG0x02 Charge Current Limit Register

		PH /			int itogiotoi			
15	14	13	12	11	10	9	8	
	RESE	RVED			ICH	IG		
	R-	0x0		R/W-0x19				
7	6	5	4	3	2	1	0	
IC	ICHG RESERVED							
R/W-	-0x19		-	R-0	)x0			

表 7-8. REG0x02 Charge Current Limit Register Field Descriptions


Bit	Field	Туре	Reset	Notes	Description
15:12	RESERVED	R	0x0		Reserved
11:6	ICHG	R/W	0x19	This 16-bit register follows the little-endian convention. Watchdog Timer expiration sets ICHG to 1/2 its previous value (rounded down) Reset by: REG_RESET WATCHDOG	Charge Current Regulation Limit: NOTE: When Q4_FULLON=1, this register has a minimum value of 320mA  POR: 2000mA (19h) Range: 80mA-5040mA (1h-3Fh) Clamped Low Bit Step: 80mA
5:0	RESERVED	R	0x0		Reserved

### 7.6.2 REG0x04\_Charge\_Voltage\_Limit Register (Address = 0x4) [Reset = 0x0D20]

REG0x04\_Charge\_Voltage\_Limit is shown in 図 7-18 and described in 表 7-9.

Return to the Summary Table.

図 7-18. REG0x04\_Charge\_Voltage\_Limit Register



Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

43



## 図 7-18. REG0x04\_Charge\_Voltage\_Limit Register (続き)

Partie Recover_ondinge_voltage_time Register (wite)										
F	2-0x0	R/W-0	0x1A4							
6	5	3	2	1	0					
	VREG				RESERVED					
	R/W-0x1A4				R-0x0					
		R-0x0 6 5 VREG	R-0x0  6 5 4  VREG	R-0x0  6 5 4 3  VREG	R-0x0 R/W-1 6 5 4 3 2 VREG	R-0x0         R/W-0x1A4           6         5         4         3         2         1           VREG         RESERVED				

表 7-9. REG0x04 Charge Voltage Limit Register Field Descriptions

E	3it	Field	Туре	Reset	Notes	Description
15	5:12	RESERVED	R	0x0		Reserved
1:	1:3	VREG	R/W	0x1A4	the little-endian convention	Battery Voltage Regulation Limit: POR: 4200mV (1A4h) Range: 3500mV-4800mV (15Eh-1E0h) Clamped Low Clamped High Bit Step: 10mV
2	2:0	RESERVED	R	0x0		Reserved

## 7.6.3 REG0x06\_Input\_Current\_Limit Register (Address = 0x6) [Reset = 0x0A00]

REG0x06\_Input\_Current\_Limit is shown in 図 7-19 and described in 表 7-10.

Return to the Summary Table.

図 7-19. REG0x06\_Input\_Current\_Limit Register

15	14	13	12	11	10	9	8			
	RESI	ERVED			IIND	PM				
	R	-0x0			R/W-0	0xA0				
7	6	5	4	3	2	1	0			
	IIN	DPM			RESE	RVED				
	R/W	/-0xA0			R-0	x0				
1										

表 7-10. REG0x06\_Input\_Current\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:12	RESERVED	R	0x0		Reserved
11:4	IINDPM	R/W	0xA0	the little-endian convention	Input Current Regulation Limit: POR: 3200mA (A0h) Range: 100mA-3200mA (5h-A0h) Clamped Low Clamped High Bit Step: 20mA
3:0	RESERVED	R	0x0		Reserved

## 7.6.4 REG0x08\_Input\_Voltage\_Limit Register (Address = 0x8) [Reset = 0x0DC0]

REG0x08\_Input\_Voltage\_Limit is shown in 図 7-20 and described in 表 7-11.

Return to the Summary Table.

図 7-20. REG0x08 Input Voltage Limit Register

15	14	13	12	11	10	9	8
RESE	RVED			VIND	PM		
R-0	0x0			R/W-0	x6E		
7	6	5	4 3 2 1 0				
	VINDPM		RESERVED				
	R/W-0x6E				R-0x0		

資料に関するフィードバック(ご意見やお問い合わせ)を送信

## 図 7-20. REG0x08\_Input\_Voltage\_Limit Register (続き)

### 表 7-11. REG0x08\_Input\_Voltage\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:14	RESERVED	R	0x0		Reserved
13:5	VINDPM	R/W	0x6E	the little-endian convention	Absolute Input Voltage Regulation Limit: POR: 4400mV (6Eh) Range: 3800mV-16800mV (5Fh-1A4h) Clamped Low Clamped High Bit Step: 40mV
4:0	RESERVED	R	0x0		Reserved

## 7.6.5 REG0x0A\_IOTG\_regulation Register (Address = 0xA) [Reset = 0x04B0]

REG0x0A IOTG regulation is shown in 図 7-21 and described in 表 7-12.

Return to the Summary Table.

### 図 7-21. REG0x0A\_IOTG\_regulation Register

15	14	13	12	11	10	9	8	
	RESE	RVED		IOTG				
	R-l	0x0			R/W-0	0x4B		
7	6	5	4	3	2	1	0	
	IO	TG			RESER	RVED		
	R/W-	-0x4B			R-0	x0		
1								

### 表 7-12. REG0x0A\_IOTG\_regulation Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:12	RESERVED	R	0x0		Reserved
11:4	IOTG	R/W	0x4B	This 16-bit register follows the little-endian convention Reset by: REG_RESET WATCHDOG	OTG mode current regulation limit: POR: 1500mA (4Bh) Range: 100mA-3200mA (5h-A0h) Clamped Low Clamped High Bit Step: 20mA
3:0	RESERVED	R	0x0		Reserved

## 7.6.6 REG0x0C\_VOTG\_regulation Register (Address = 0xC) [Reset = 0x1000]

REG0x0C\_VOTG\_regulation is shown in 図 7-22 and described in 表 7-13.

Return to the Summary Table.

## 図 7-22. REG0x0C\_VOTG\_regulation Register

15	14	13	12	11	10	9	8	
	RESERVED		VOTG					
	R-0x0		R/W-0x40					
7	6	5	4	3	2	1	0	
V	VOTG			RESERVED				
R/W-0x40			R-0x0					

*資料に関するフィードバック (ご意見やお問い合わせ) を送信* Product Folder Links: *BQ25638* 



表 7-13. REG0x0C\_VOTG\_regulation Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:13	RESERVED	R	0x0		Reserved
12:6	VOTG	R/W	0x40	This 16-bit register follows the little-endian convention Reset by: REG_RESET	OTG mode regulation voltage: POR: 5120mV (40h) Range: 3840mV-9600mV (30h-78h) Clamped Low Clamped High Bit Step: 80mV
5:0	RESERVED	R	0x0		Reserved

## 7.6.7 REG0x0E\_Minimal\_System\_Voltage Register (Address = 0xE) [Reset = 0x0B00]

REG0x0E\_Minimal\_System\_Voltage is shown in 図 7-23 and described in 表 7-14.

Return to the Summary Table.

図 7-23. REG0x0E\_Minimal\_System\_Voltage Register




表 7-14. REG0x0E\_Minimal\_System\_Voltage Register Field Descriptions

			_	_ ,	•
Bit	Field	Туре	Reset	Notes	Description
15:12	RESERVED	R	0x0		Reserved
11:6	VSYSMIN	R/W	0x2C	This 16-bit register follows the little-endian convention Reset by: REG_RESET	Minimal System Voltage: POR: 3520mV (2Ch) Range: 2560mV-3840mV (20h-30h) Clamped Low Clamped High Bit Step: 80mV
5:0	RESERVED	R	0x0		Reserved

### 7.6.8 REG0x10\_Precharge\_Control Register (Address = 0x10) [Reset = 0x00A0]

REG0x10\_Precharge\_Control is shown in 図 7-24 and described in 表 7-15.

Return to the Summary Table.

図 7-24. REG0x10\_Precharge\_Control Register




表 7-15. REG0x10\_Precharge\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:10	RESERVED	R	0x0		Reserved

資料に関するフィードバック(ご意見やお問い合わせ)を送信

## 表 7-15. REG0x10\_Precharge\_Control Register Field Descriptions (続き)


			_	0 _ 0	, , , , , , , , , , , , , , , , , , ,
Bit	Field	Туре	Reset	Notes	Description
9:4	IPRECHG	R/W	0xA		Pre-charge current regulation limit: NOTE: When Q4_FULLON=1, this register has a minimum value of 320mA POR: 200mA (Ah) Range: 40mA-1000mA (2h-32h) Clamped Low Clamped High Bit Step: 20mA
3:0	RESERVED	R	0x0		Reserved

### 7.6.9 REG0x12\_Termination\_Control Register (Address = 0x12) [Reset = 0x00A0]

REG0x12\_Termination\_Control is shown in 図 7-25 and described in 表 7-16.

Return to the Summary Table.

## 図 7-25. REG0x12\_Termination\_Control Register



#### 表 7-16. REG0x12 Termination Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:10	RESERVED	R	0x0		Reserved
9:3	ITERM	R/W	0x14	Reset by: REG_RESET	Termination Current Threshold: NOTE: When Q4_FULLON=1, this register has a minimum value of 240mA POR: 200mA (14h) Range: 30mA-1000mA (3h-64h) Clamped Low Clamped High Bit Step: 10mA
2:0	RESERVED	R	0x0		Reserved

# 7.6.10 REG0x14\_Charge\_Timer\_Control Register (Address = 0x14) [Reset = 0x0C]

REG0x14\_Charge\_Timer\_Control is shown in 図 7-26 and described in 表 7-17.

Return to the Summary Table.

#### 図 7-26. REG0x14 Charge Timer Control Register

7	6	5	4	3	2	1	0
DIS_STAT	RESERVED	RESERVED	RESERVED	EN_TMR2X	EN_SAFETY_TMRS	PRECHG_TMR	CHG_TMR
R/W-0x0	R-0x0	R-0x0	R-0x0	R/W-0x1	R/W-0x1	R/W-0x0	R/W-0x0

## 表 7-17. REG0x14\_Charge\_Timer\_Control Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	DIS_STAT	R/W	0x0	REG_RÉSET	Disable the /STAT pin output  0b = Enable (Default)  1b = Disable

Product Folder Links: BQ25638



## 表 7-17. REG0x14\_Charge\_Timer\_Control Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Notes	Description
6	RESERVED	R	0x0		Reserved
5	RESERVED	R	0x0		Reserved
4	RESERVED	R	0x0		Reserved
3	EN_TMR2X	R/W	0x1	Reset by:  REG_RESET  2X charging timer control  0b = Trickle charge, pre-charge and fast of timer not slowed by 2X during input DPM regulation.  1b = Trickle charge, pre-charge and fast of slowed by 2X during input DPM or thermal (default)	
2	EN_SAFETY_TMRS	R/W	0x1	Reset by: REG_RESET WATCHDOG	Enable fast charge, pre-charge and trickle charge timers  0b = Disable 1b = Enable (default)
1	PRECHG_TMR	R/W	0x0	Reset by: REG_RESET	Pre-charge safety timer setting  0b = 2.3 hrs (default) 1b = 0.6 hrs
0	CHG_TMR	R/W	0x0	Reset by: REG_RESET	Fast charge safety timer setting  0b = 14 hrs (default)  1b = 27 hrs

# 7.6.11 REG0x15\_Charger\_Control\_0 Register (Address = 0x15) [Reset = 0x26]

REG0x15\_Charger\_Control\_0 is shown in 図 7-27 and described in 表 7-18.

Return to the Summary Table.

# 図 7-27. REG0x15\_Charger\_Control\_0 Register

7	6	5	4	3	2	1	0
Q1_FULLON	Q4_FULLON	ITRICKLE	TOPOFF_TI	MR	EN_TERM	VINDPM_BAT_TRAC K	VRECHG
R/W-0x0	R/W-0x0	R/W-0x1	R/W-0x0		R/W-0x1	R/W-0x1	R/W-0x0

# 表 7-18. REG0x15\_Charger\_Control\_0 Register Field Descriptions

	32 7-10. NECOXTO_Onarger_Control_o Register Field Descriptions								
Bit	Field	Type	Reset	Notes	Description				
7	Q1_FULLON	R/W	0x0		Forces RBFET (Q1) into low resistance state (15 m $\Omega$ ) , regardless of IINDPM setting.				
					0b = RBFET RDSON determined by IINDPM setting 1b = RBFET RDSON is always 15 mOhm				
6	Q4_FULLON	R/W	0x0		Forces BATFET (Q4) into low resistance state (7 m $\Omega$ ), regardless of ICHG setting.				
					0b = BATFET RDSON determined by charge current 1b = BATFET RDSON is always 7 mOhm				
5	ITRICKLE	R/W	0x1	When Q4_FULLON, this	Trickle charging current setting:				
				setting is forced to 80mA	0b = 20mA				
				Reset by: REG_RESET	1b = 80mA				
4:3	TOPOFF_TMR	R/W	0x0	Reset by:	Top-off timer control:				
				REG_RESET	00b = Disabled (default)				
					01b = 17.5 mins				
					10b = 35 mins				
					11b = 52 mins				

資料に関するフィードバック(ご意見やお問い合わせ)を送信

表 7-18. REG0x15\_Charger\_Control\_0 Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Notes	Description
2	EN_TERM	R/W	0x1	Reset by: REG_RESET WATCHDOG	Enable termination  0b = Disable  1b = Enable (default)
1	VINDPM_BAT_TRA CK	R/W	0x1	Reset by: REG_RESET	Sets VINDPM to track BAT voltage. Actual VINDPM is higher of the VINDPM register value and VBAT + VINDPM_BAT_TRACK.  0b = Disable function (VINDPM set by register) 1b = VBAT + 350 mV (default)
0	VRECHG	R/W	0x0	Reset by: REG_RESET	Battery Recharge Threshold Offset (Below VREG)  0b = 100mV (default)  1b = 200mV

## 7.6.12 REG0x16\_Charger\_Control\_1 Register (Address = 0x16) [Reset = 0xA1]

REG0x16\_Charger\_Control\_1 is shown in 図 7-28 and described in 表 7-19. Return to the Summary Table.

図 7-28. REG0x16\_Charger\_Control\_1 Register

7	6	5	4	3	2	1	0
EN_AUTO_IBAT_DS CHG	FORCE_IBAT_DSCH G	EN_CHG	EN_HIZ	FORCE_PMID_DSC HG	WD_RST	WATCHDO	OG
R/W-0x1	R/W-0x0	R/W-0x1	R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x1	l

表 7-19. REG0x16\_Charger\_Control\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	EN_AUTO_IBAT_DS CHG	R/W	0x1	Reset by: REG_RESET	Enable the auto battery discharging during the battery OVP fault
					0b = The charger will NOT apply a discharging current on BAT during battery OVP triggered 1b = The charger will apply a discharging current on BAT during battery OVP triggered (default)
6	FORCE_IBAT_DSC HG	R/W	0x0	Reset by: REG_RESET	Enable BAT pull down current source
	110			WATCHDOG	0b = Disable 1b = Enable
5	EN_CHG	R/W	0x1	Reset by: REG_RESET	Charger enable configuration
			WATCHDOG		0b = Charge Disable 1b = Charge Enable (default)
4	EN_HIZ	R/W	0x0	Reset by: REG_RESET WATCHDOG	Enable HIZ mode. This bit will be reset to 0, when the adapter is plugged in at VBUS.
				Adapter Plug In	0b = Disable (default) 1b = Enable
3	FORCE_PMID_DSC	R/W	0x0	Reset by:	Enable PMID pull down current source (~30mA)
	ПС	REG_RESET WATCHDOG		· –	0b = Disable 1b = Enable
2	WD_RST	R/W	0x0	Reset by:	I2C watch dog timer reset
		REG_RESET		KEG_KESEI	0b = Normal (default) 1b = Reset (this bit goes back to 0 after timer reset)



表 7-19. REG0x16\_Charger\_Control\_1 Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Notes	Description
1:0	WATCHDOG	R/W		REG_RESET	Watchdog timer setting  00b = Disable  01b = 40s (default)  10b = 80s  11b = 160s

## 7.6.13 REG0x17\_Charger\_Control\_2 Register (Address = 0x17) [Reset = 0x4F]

REG0x17\_Charger\_Control\_2 is shown in 図 7-29 and described in 表 7-20.

Return to the Summary Table.

# 図 7-29. REG0x17\_Charger\_Control\_2 Register

7	6	5	4	3	2	1	0
REG_RST	TREG	EN_D	ITHER	SET_COM	NV_STRN	SET_BATFET_STRN	VBUS_OVP
R/W-0x0	R/W-0x1	R/W-0x0		R/W-0x3		R/W-0x1	R/W-0x1

表 7-20. REG0x17 Charger Control 2 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description Descriptions
				Notes	<u>'</u>
7	REG_RST	R/W	0x0		Reset registers to default values and reset timer Value resets to 0 after reset completes.
					0b = Not reset (default) 1b = Reset
6	TREG	R/W	0x1	Reset by:	Thermal regulation thresholds.
				REG_RESET	0b = 60°C 1b = 120°C
5:4	EN_DITHER	R/W	0x0	Reset by:	Frequency Dither configuration:
				REG_RESET	00b = Disable 01b = 1X 10b = 2X 11b = 3X
3:2	SET_CONV_STRN	R/W	0x3	Reset by: REG_RESET	Adjust the drive strength of the converter to adjust efficiency versus EMI.  00b = reduce drive strength three steps 01b = reduce drive strength two steps 10b = reduce drive strength one step 11b = maximum drive strength (default)
1	SET_BATFET_STR N	R/W	0x1	Reset by: REG_RESET	Adjust the drive strength of the BATFET to control speed of turn on and turn off.  0b = reduce drive strength 1b = maximum drive strength (default)
0	VBUS_OVP	R/W	0x1	Reset by: REG_RESET	Set VBUS overvoltage protection threshold  0b = 6.3V  1b = 18.5V

## 7.6.14 REG0x18\_Charger\_Control\_3 Register (Address = 0x18) [Reset = 0x04]

REG0x18\_Charger\_Control\_3 is shown in 図 7-30 and described in 表 7-21.

Return to the Summary Table.

### 図 7-30. REG0x18 Charger Control 3 Register

			_	<b>-</b> -			
7	6	5	4	3	2	1	0
RESERVED	EN_OTG	DIS_PFM_OTG	DIS_PFM_FWD	BATFET_CTRL_WV BUS	BATFET_DLY	BATFET	_CTRL

## 図 7-30. REG0x18\_Charger\_Control\_3 Register (続き)

R-0x0 R/W-0x0 R/W-0x0 R/W-0x0 R/W-0x0 R/W-0x1 R/W-0x0

## 表 7-21. REG0x18\_Charger\_Control\_3 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description		
7	RESERVED	R	0x0		Reserved		
6	EN_OTG	R/W	0x0	Reset by:	OTG mode control		
		REG_RESET   WATCHDOG		REG_RESET WATCHDOG	0b = OTG Disable (default) 1b = OTG Enable		
5	DIS_PFM_OTG	R/W	0x0	Reset by:	Disable PFM in OTG boost mode		
				REG_RESET	0b = Enable (Default) 1b = Disable		
4	DIS_PFM_FWD	R/W	0x0	Reset by:	Disable PFM in forward buck mode		
				REG_RESET	0b = Enable (Default) 1b = Disable		
3	BATFET_CTRL_WV BUS	R/W	0x0		Start system power reset with or without adapter present.		
					0b = Start system power reset after adapter is removed from VBUS. (default) 1b = Start system power reset whether or not adapter is present on VBUS.		
2	BATFET_DLY	R/W	0x1	Reset by: REG_RESET	Delay time added to the taking action in bits [1:0] of the BATFET_CTRL		
					0b = Add 24ms delay 1b = Add 12s delay		
1:0	BATFET_CTRL	R/W	0x0	Reset by: REG_RESET	BATFET control The control logic of the BATFET to force the device enter different modes.		
					00b = Idle 01b = Shutdown Mode 10b = Ultra-Low Power Mode 11b = System Power Reset		

# 7.6.15 REG0x19\_Charger\_Control\_4 Register (Address = 0x19) [Reset = 0x85]

REG0x19\_Charger\_Control\_4 is shown in 図 7-31 and described in 表 7-22.

Return to the Summary Table.

## 図 7-31. REG0x19\_Charger\_Control\_4 Register

7	6	5	4	3	2	1	0
IBAT_PK		VBAT_UVLO	VBAT_OTG_MIN	RESERVED	EN_EXT_ILIM	FORCE_ICO	EN_ICO
R/W-0x2	R/W-0x2		R/W-0x0	R-0x0	R/W-0x1	R/W-0x0	R/W-0x1

## 表 7-22. REG0x19\_Charger\_Control\_4 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	IBAT_PK	R/W	0x2	Reset by: REG_RESET	Battery discharging over current protection threshold setting
					00b = 3A 01b = 6A 10b = 9A 11b = Reserved
5	VBAT_UVLO	R/W	0x0	Reset by: REG_RESET	Select the VBAT UVLO falling thresholds  0b = 2.2V (default) 1b = 1.8V

Copyright © 2023 Texas Instruments Incorporated



## 表 7-22. REG0x19\_Charger\_Control\_4 Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Notes	Description
4	VBAT_OTG_MIN	R/W	0x0	Reset by: REG_RESET	Select the minimal battery voltage to start the OTG mode
					0b = 3V rising / 2.8 falling (default) 1b = 2.4V rising / 2.2 falling
3	RESERVED	R	0x0		Reserved
2	EN_EXT_ILIM	R/W	0x1	Reset by: REG_RESET WATCHDOG	Enable External ILIM pin input current regulation  0b = Disable 1b = Enable
1	FORCE_ICO	R/W	0x0	Reset by: REG_RESET WATCHDOG	Force Start Input Current Optimizer (ICO): Note: This bit can only be set and always returns to 0 after ICO starts. This bit is only valid when EN_ICO = 1 0b = Do not force ICO
					1b = Force ICO start
0	EN_ICO	R/W	0x1	Reset by: REG_RESET	Input Current Optimization (ICO) Algorithm Control:  0b = Disable ICO  1b = Enable ICO

# 7.6.16 REG0x1A\_Charger\_Control\_5 Register (Address = 0x1A) [Reset = 0x00]

REG0x1A\_Charger\_Control\_5 is shown in 図 7-32 and described in 表 7-23.

Return to the Summary Table.

# 図 7-32. REG0x1A\_Charger\_Control\_5 Register

7	6	5	4	3	2	1	0
	PG_TH		TQON_RST	TSM_EXIT	FORCE_ISYS_DSC HG	BATLO	OWV
	R/W-0x0		R/W-0x0	R/W-0x0	R/W-0x0	R/W-0	0x0

### 表 7-23. REG0x1A Charger Control 5 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:5	PG_TH	R/W	0x0	Reset by: REG_RESET	Programmable PG indicator falling threshold:  000b = 3.7V  001b = 7.4V  010b = 8V  011b = 10.4V  100b = 11V  101b = 13.4V  110b = 14V  111b = Reserved
4	TQON_RST	R/W	0x0		System Reset (tQON_RST) control:  0b = 11s 1b = 21s
3	TSM_EXIT	R/W	0x0		Ultra-Low Power Mode exit (tSM_EXIT) control:  0b = 700ms  1b = 10.5s
2	FORCE_ISYS_DSC HG	R/W	0x0	Reset by: REG_RESET WATCHDOG	Enable SYS pull down current source  0b = Disable  1b = Enable

資料に関するフィードバック(ご意見やお問い合わせ)を送信



## 表 7-23. REG0x1A\_Charger\_Control\_5 Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Notes	Description
1:0	BATLOWV	R/W	0x0		Battery precharge to fast-charge threshold:
					00b = 3.0V 01b = 2.8V 10b = 2.7V 11b = 2.5V

## 7.6.17 REG0x1C\_NTC\_Control\_0 Register (Address = 0x1C) [Reset = 0x0F]

REG0x1C\_NTC\_Control\_0 is shown in 図 7-33 and described in 表 7-24.

Return to the Summary Table.

# 図 7-33. REG0x1C\_NTC\_Control\_0 Register

7	6	5	4	3	2	1	0
TS_IGNORE	CHG_RATE		TS_TH_C	TS_TH_OTG_HOT		TS_TH1	TS_TH6
R/W-0x0	R/W-0x0		R/W-0x1		R/W-0x1	R/W-0x1	R/W-0x1

## 表 7-24. REG0x1C\_NTC\_Control\_0 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	TS_IGNORE	R/W	0x0	Reset by: REG_RESET WATCHDOG	Ignore the TS feedback, the charger will consider the TS is always good to allow charging and OTG modes, TS_STAT always reports TS_NORMAL
					0b = Not ignore 1b = Ignore
6:5	CHG_RATE	R/W	0x0	Reset by: REG_RESET	The charge rate used when device is in fast-charge. Once device enters JEITA region where charge current is reduced, the resulting current is = (ICHG * foldback ratio)/CHG_RATE:
					00b = 1C 01b = 2C 10b = 4C 11b = 6C
4:3	TS_TH_OTG_HOT	R/W	0x1	Reset by: REG_RESET	OTG Mode TS_HOT falling voltage threshold (as a percentage of REGN) to transition from normal operation into suspended OTG mode.
					00b = 55°C 01b = 60°C 10b = 65°C 11b = Disable
2	TS_TH_OTG_COLD	R/W	0x1	Reset by: REG_RESET	OTG Mode TS_COLD rising voltage threshold (as a percentage of REGN) to transition from normal operation into suspended OTG mode.
					0b = -10°C 1b = -20°C
1	TS_TH1	R/W	0x1	Reset by: REG_RESET	TS TH1 comparator falling temperature thresholds when a 103AT NTC thermistor is used, RT1=5.24k $\Omega$ and RT2=30.31k $\Omega$
					0b = -5°C 1b = 0°C
0	TS_TH6	R/W	0x1	Reset by: REG_RESET	TS TH6 comparator rising temperature thresholds when a 103AT NTC thermistor is used, RT1=5.24k $\Omega$ and RT2=30.31k $\Omega$
					0b = 55°C 1b = 60°C



# 7.6.18 REG0x1D\_NTC\_Control\_1 Register (Address = 0x1D) [Reset = 0x85]

REG0x1D\_NTC\_Control\_1 is shown in 図 7-34 and described in 表 7-25.

Return to the Summary Table.

# 図 7-34. REG0x1D\_NTC\_Control\_1 Register

7	6	5	4	3	2	1	0
TS_TH2		TS_	TH3	TS_T	H4	TS_TH5	
R/W-0x2		R/W-0x0		R/W-0	)x1	R/W-0x1	

### 表 7-25. REG0x1D\_NTC\_Control\_1 Register Field Descriptions

Bit	Field		Reset	Notes	Description
7:6	TS_TH2	R/W	0x2	Reset by: REG_RESET	TS TH2 comparator falling temperature thresholds when a 103AT NTC thermistor is used, RT1=5.24k $\Omega$ and RT2=30.31k $\Omega$
					00b = 5°C 01b = 7.5°C 10b = 10°C 11b = 12.5°C
5:4	TS_TH3	R/W	0x0	Reset by: REG_RESET	TS TH3 comparator falling temperature thresholds when a 103AT NTC thermistor is used, RT1=5.24k $\Omega$ and RT2=30.31k $\Omega$
					00b = 15°C 01b = 17.5°C 10b = 20°C 11b = 22.5°C
3:2	TS_TH4	R/W	0x1	Reset by: REG_RESET	TS TH4 comparator rising temperature thresholds when a 103AT NTC thermistor is used, RT1=5.24k $\Omega$ and RT2=30.31k $\Omega$
					00b = 32.5°C 01b = 35°C 10b = 37.5°C 11b = 40°C
1:0	TS_TH5	R/W	0x1	Reset by: REG_RESET	TS TH5 comparator rising temperature thresholds when a 103AT NTC thermistor is used, RT1=5.24k $\Omega$ and RT2=30.31k $\Omega$
					00b = 42.5°C 01b = 45°C 10b = 47.5°C 11b = 50°C

## 7.6.19 REG0x1E\_NTC\_Control\_2 Register (Address = 0x1E) [Reset = 0x7F]

REG0x1E\_NTC\_Control\_2 is shown in 図 7-35 and described in 表 7-26.

Return to the Summary Table.

### 図 7-35. REG0x1E\_NTC\_Control\_2 Register

7	6	5	4	3	2	1	0
TS_VSE	TS_VSET_WARM TS_ISET_WARM		TS_VSET_	PREWARM	TS_ISET_PREWARM		
R/W-0x1 R/W		-0x3	R/W	′-0x3	R/W	/-0x3	

Product Folder Links: BQ25638

資料に関するフィードバック(ご意見やお問い合わせ)を送信

## 表 7-26. REG0x1E\_NTC\_Control\_2 Register Field Descriptions


Bit	Field	Туре	Reset	Notes	Description
7:6	TS_VSET_WARM	R/W	0x1	Reset by: REG_RESET	TS_WARM (TH5 - TH6) Voltage Setting  00b = Set VREG to VREG-300mV  01b = Set VREG to VREG-200mV  10b = Set VREG to VREG-100mV  11b = VREG unchanged
5:4	TS_ISET_WARM	R/W	0x3	Reset by: REG_RESET	TS_WARM (TH5 - TH6) Current Setting  00b = Charge Suspend  01b = Set ICHG to 20%  10b = Set ICHG to 40%  11b = ICHG unchanged
3:2	TS_VSET_PREWAR M	R/W	0x3	Reset by: REG_RESET	TS_PREWARM (TH4 - TH5) Voltage Setting  00b = Set VREG to VREG-300mV  01b = Set VREG to VREG-200mV  10b = Set VREG to VREG-100mV  11b = VREG unchanged
1:0	TS_ISET_PREWAR M	R/W	0x3	Reset by: REG_RESET	TS_PREWARM (TH4 - TH5) Current Setting  00b = Charge Suspend  01b = Set ICHG to 20%  10b = Set ICHG to 40%  11b = ICHG unchanged

# 7.6.20 REG0x1F\_NTC\_Control\_3 Register (Address = 0x1F) [Reset = 0xDF]

REG0x1F\_NTC\_Control\_3 is shown in 図 7-36 and described in 表 7-27.

Return to the Summary Table.

## 図 7-36. REG0x1F\_NTC\_Control\_3 Register



## 表 7-27. REG0x1F\_NTC\_Control\_3 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7:6	TS_VSET_COOL	R/W	0x3	Reset by: REG_RESET	TS_COOL (TH1 - TH2) Voltage Setting  00b = Set VREG to VREG-300mV  01b = Set VREG to VREG-200mV
					10b = Set VREG to VREG-100mV 11b = VREG unchanged
5:4	TS_ISET_COOL	R/W 0x1 Reset by:		Reset by: REG_RESET	TS_COOL (TH1 - TH2) Current Setting
		NES_NESE!	INCO_INCOLT	00b = Charge Suspend 01b = Set ICHG to 20%	
					10b = Set ICHG to 40%
					11b = ICHG unchanged
3:2	TS_VSET_PRECOO	R/W	0x3	Reset by: REG_RESET	TS_PRECOOL (TH2 - TH3) Voltage Setting:
	_			NEG_NESET	00b = Set VREG to VREG-300mV
					01b = Set VREG to VREG-200mV 10b = Set VREG to VREG-100mV
					11b = VREG unchanged
1:0	TS_ISET_PRECOO	R/W	0x3	Reset by:	TS_PRECOOL (TH2 - TH3) Current Setting:
	L <sub>i</sub>			REG_RESET	00b = Charge Suspend
					01b = Set ICHG to 20% 10b = Set ICHG to 40%
					11b = ICHG unchanged

Product Folder Links: BQ25638



## 7.6.21 REG0x20\_Charger\_Status\_0 Register (Address = 0x20) [Reset = 0x00]

REG0x20\_Charger\_Status\_0 is shown in 図 7-37 and described in 表 7-28.

Return to the Summary Table.

### 図 7-37. REG0x20\_Charger\_Status\_0 Register

7	6	5	4	3	2	1	0
PG_STAT	ADC_DONE_STAT	TREG_STAT	VSYS_STAT	IINDPM_STAT	VINDPM_STAT	SAFETY_TMR_STAT	WD_STAT
R-0x0	R-0x0	R-0x0	R-0x0	R-0x0	R-0x0	R-0x0	R-0x0

表 7-28. REG0x20 Charger Status 0 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	PG_STAT	R	0x0	Power Good Indicator Status:
	_			0b = VBUS below PG_TH 1b = VBUS above PG_TH
6	ADC_DONE_STAT	R	0x0	ADC Conversion Status (in one-shot mode only) Note: Always reads 0 in continuous mode
				0b = Conversion not complete 1b = Conversion complete
5	TREG_STAT	R	0x0	IC Thermal regulation status
				0b = Normal 1b = Device in thermal regulation
4	VSYS_STAT	R	0x0	VSYS Regulation Status (forward mode)
				0b = Not in VSYSMIN regulation (BAT>VSYSMIN) 1b = In VSYSMIN regulation (BAT <vsysmin)< td=""></vsysmin)<>
3	IINDPM_STAT	R	0x0	IINDPM status (forward mode) or IOTG status (OTG mode)
				0b = Normal 1b = In IINDPM regulation or IOTG regulation
2	VINDPM_STAT	R	0x0	VINDPM status (forward mode) or VOTG status (OTG mode, backup mode)
				0b = Normal 1b = In VINDPM regulation or VOTG regualtion
1	SAFETY_TMR_STAT	R	0x0	Fast charge, trickle charge and pre-charge timer status
				0b = Normal 1b = Safety timer expired
0	WD_STAT	R	0x0	I2C watch dog timer status
				0b = Normal 1b = WD timer expired

## 7.6.22 REG0x21\_Charger\_Status\_1 Register (Address = 0x21) [Reset = 0x00]

REG0x21\_Charger\_Status\_1 is shown in 図 7-38 and described in 表 7-29.

Return to the Summary Table.

## 図 7-38. REG0x21\_Charger\_Status\_1 Register

7	6	5	4	3	2	1	0	
ICO_	STAT		CHG_STAT		VBUS_STAT			
R-0	)x0		R-0x0		R-0x0			

Product Folder Links: BQ25638

資料に関するフィードバック(ご意見やお問い合わせ)を送信



## 表 7-29. REG0x21\_Charger\_Status\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	ICO_STAT	R	0x0	Input Current Optimizer (ICO) Status:  00b = ICO Disabled  01b = ICO Optimization in Progress  10b = Maximum input current detected  11b = ICO Routine Suspended
5:3	CHG_STAT	R	0x0	Charge Status:  000b = Not Charging  001b = Trickle Charge  010b = Pre-charge  011b = Fast Charge (CC)  100b = Taper Charge (CV)  101b = Reserved  110b = Top-off Timer Active Charging  111b = Charge Termination Done
2:0	VBUS_STAT	R	0x0	VBUS status:  000b = Not powered from VBUS  100b = Unknown adaptor (IINDPM Default)  111b = In boost OTG

## 7.6.23 REG0x22\_FAULT\_Status Register (Address = 0x22) [Reset = 0x00]

REG0x22\_FAULT\_Status is shown in 図 7-39 and described in 表 7-30.

Return to the Summary Table.

### 図 7-39. REG0x22\_FAULT\_Status Register

7	6	5	4	3	2	1	0
VBUS_FAULT_STAT	BAT_FAULT_STAT	VSYS_FAULT_STAT	OTG_FAULT_STAT	TSHUT_STAT		TS_STAT	
R-0x0	R-0x0	R-0x0	R-0x0	R-0x0		R-0x0	

## 表 7-30. REG0x22\_FAULT\_Status Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	VBUS_FAULT_STAT	R	0x0	VBUS over-voltage status
				0b = Normal 1b = Device in over voltage protection
6	BAT_FAULT_STAT	R	0x0	Battery fault status
				0b = Normal 1b = Dead or over-voltage battery detected
5	VSYS_FAULT_STAT	R	0x0	VSYS under voltage and over voltage status
				0b = Normal 1b = SYS in SYS short circuit or over voltage
4	OTG_FAULT_STAT	R	0x0	OTG under voltage and over voltage status.
				0b = Normal 1b = Fault Detected
3	TSHUT_STAT	R	0x0	IC temperature shutdown status
				0b = Normal 1b = Device in thermal shutdown protection



## 表 7-30. REG0x22\_FAULT\_Status Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
2:0	TS_STAT	R	0x0	The TS temperature zone.
				000b = TS_NORMAL 001b = TS_COLD or TS_OTG_COLD 010b = TS_HOT or TS_OTG_HOT 011b = TS_COOL 100b = TS_WARM 101b = TS_PRECOOL 110b = TS_PREWARM 111b = RESERVED

# 7.6.24 REG0x23\_Charger\_Flag\_0 Register (Address = 0x23) [Reset = 0x00]

REG0x23\_Charger\_Flag\_0 is shown in 図 7-40 and described in 表 7-31.

Return to the Summary Table.

### ☑ 7-40. REG0x23\_Charger\_Flag\_0 Register

				<del> </del>			
7	6	5	4	3	2	1	0
PG_FLAG	ADC_DONE_FLAG	TREG_FLAG	VSYS_FLAG	IINDPM_FLAG	VINDPM_FLAG	SAFETY_TMR_FLA G	WD_FLAG
R-0x0	R-0x0	R-0x0	R-0x0	R-0x0	R-0x0	R-0x0	R-0x0

#### 表 7-31. REG0x23 Charger Flag 0 Register Field Descriptions

Bit	Field		Reset	Description
	1.13.1	Туре	Reset	Description
7	PG_FLAG	R	0x0	Power Good indicator flag:
				Access: R (ClearOnRead) 0b = Normal
				1b = PG status changed
6	ADC_DONE_FLAG	R	0x0	ADC convertersion flag (only in one-shot mode)
				Access: R (ClearOnRead)
				0b = Conversion not completed
				1b = Conversion completed
5	TREG_FLAG	R	0x0	IC Thermal regulation flag
				Access: R (ClearOnRead)
				0b = Normal
				1b = TREG signal rising threshold detected
4	VSYS_FLAG	R	0x0	VSYS min regulation flag
				Access: R (ClearOnRead)
				0b = Normal
				1b = Entered or exited VSYS min regulation
3	IINDPM_FLAG	R	0x0	IINDPM or IOTG flag
				Access: R (ClearOnRead)
				0b = Normal 1b = IINDPM signal rising edge detected
2	VINDPM_FLAG	R	0x0	VINDPM or VOTG flag
				Access: R (ClearOnRead)
				0b = Normal 1b = VINDPM regulation signal rising edge detected
1	CAFETY TMD FLAC	R	0.40	
1	SAFETY_TMR_FLAG	K	0x0	Fast charge, trickle charge and pre-charge timer flag
				Access: R (ClearOnRead) 0b = Normal
				1b = Fast chargeg timer expired rising edge detected
				15 - 1 dat ondriged times expired fishing edge detected

資料に関するフィードバック(ご意見やお問い合わせ)を送信

表 7-31. REG0x23\_Charger\_Flag\_0 Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
0	WD_FLAG	R	0x0	I2C watchdog timer flag
				Access: R (ClearOnRead) 0b = Normal 1b = WD timer signal rising edge detected

## 7.6.25 REG0x24\_Charger\_Flag\_1 Register (Address = 0x24) [Reset = 0x00]

REG0x24\_Charger\_Flag\_1 is shown in 図 7-41 and described in 表 7-32.

Return to the Summary Table.

図 7-41. REG0x24\_Charger\_Flag\_1 Register

7	6	5	4	3	2	1	0
RESERVED	ICO_FLAG	RESE	RVED	CHG_FLAG	RESER	RVED	VBUS_FLAG
R-0x0	R-0x0	R-0	)x0	R-0x0	R-0	x0	R-0x0

表 7-32. REG0x24\_Charger\_Flag\_1 Register Field Descriptions

<b>D</b> ''				g_ i Register i leid Descriptions
Bit	Field	Туре	Reset	Description
7	RESERVED	R	0x0	Reserved
6	ICO_FLAG	R	0x0	Input Current Optimizer (ICO) flag  Access: R (ClearOnRead)  0b = Normal  1b = ICO_STAT[1:0] changed (transition to any state)
5:4	RESERVED	R	0x0	Reserved
3	CHG_FLAG	R	0x0	Charge status flag Access: R (ClearOnRead) 0b = Normal 1b = Charge status changed
2:1	RESERVED	R	0x0	Reserved
0	VBUS_FLAG	R	0x0	VBUS status flag Access: R (ClearOnRead) 0b = Normal 1b = VBUS status changed

### 7.6.26 REG0x25\_FAULT\_Flag Register (Address = 0x25) [Reset = 0x00]

REG0x25\_FAULT\_Flag is shown in 図 7-42 and described in 表 7-33.

Return to the Summary Table.

### 図 7-42. REG0x25\_FAULT\_Flag Register

7	6	5	4	3	2	1	0
VBUS_FAULT_FLAG	BAT_FAULT_FLAG	VSYS_FAULT_FLAG	OTG_FAULT_FLAG	TSHUT_FLAG	RESER	RVED	TS_FLAG
R-0x0	R-0x0	R-0x0	R-0x0	R-0x0	R-0	κ0	R-0x0

表 7-33. REG0x25\_FAULT\_Flag Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	VBUS_FAULT_FLAG	R	0x0	VBUS over-voltage flag
				Access: R (ClearOnRead) 0b = Normal 1b = Entered VBUS OVP



## 表 7-33. REG0x25\_FAULT\_Flag Register Field Descriptions (続き)


Bit	Field	Туре	Reset	Description
6	BAT_FAULT_FLAG	R	0x0	VBAT over-voltage flag
				Access: R (ClearOnRead)
				0b = Normal 1b = Entered VBAT OVP
5	VSYS_FAULT_FLAG	R	0x0	VSYS over voltage and SYS short flag
				Access: R (ClearOnRead)
				0b = Normal
				1b = Stopped switching due to system over-voltage or SYS short fault
4	OTG_FAULT_FLAG	R	0x0	OTG under voltage and over voltage flag
				Access: R (ClearOnRead)
				0b = Normal
				1b = Stopped OTG due to VBUS under voltage or over voltage fault
3	TSHUT_FLAG	R	0x0	IC thermal shutdown flag
				Access: R (ClearOnRead)
				0b = Normal
				1b = TS shutdown signal rising threshold detected
2:1	RESERVED	R	0x0	Reserved
0	TS_FLAG	R	0x0	TS status flag
				Access: R (ClearOnRead)
				0b = Normal
				1b = A change to TS status was detected

# 7.6.27 REG0x26\_Charger\_Mask\_0 Register (Address = 0x26) [Reset = 0x00]

REG0x26\_Charger\_Mask\_0 is shown in 図 7-43 and described in 表 7-34.

Return to the Summary Table.

### 図 7-43. REG0x26\_Charger\_Mask\_0 Register



#### 表 7-34. REG0x26\_Charger\_Mask\_0 Register Field Descriptions

	& 7 04. NEOVAZO_Ondrigot_mask_o Neglotet 1 loid Descriptions								
Bit	Field	Туре	Reset	Notes	Description				
7	PG_MASK	R/W	0x0	Reset by:	Power Good indicator INT mask				
				REG_RESET	0b = PG status change does produce INT pulse 1b = PG status change does not produce INT pulse				
6	ADC_DONE_MASK	R/W	0x0	Reset by:	ADC conversion INT mask (only in one-shot mode)				
				REG_RESET	0b = ADC conversion done does produce INT pulse 1b = ADC conversion done does not produce INT pulse				
5	TREG_MASK	R/W	0x0	Reset by:	IC thermal regulation INT mask				
				REG_RESET	0b = Entering TREG does produce INT 1b = Entering TREG does not produce INT				
4	VSYS_MASK	R/W	0x0	Reset by:	VSYS min regulation INT mask				
				REG_RESET	0b = Enter or exit VSYSMIN regulation does produce INT pulse 1b = Enter or exit VSYSMIN regulation does not produce INT pulse				

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

60

表 7-34. REG0x26\_Charger\_Mask\_0 Register Field Descriptions (続き)

					Field Descriptions (mag)
Bit	Field	Туре	Reset	Notes	Description
3	IINDPM_MASK	R/W	0x0	Reset by: REG_RESET	IINDPM or IOTG INT mask  0b = Enter IINDPM or IOTG does produce INT pulse 1b = Enter IINDPM or IOTG does not produce INT pulse
2	VINDPM_MASK	R/W	0x0	Reset by: REG_RESET	VINDPM or VOTG INT mask  0b = Enter VINDPM does produce INT pulse 1b = Enter VINDPM does not produce INT pulse
1	SAFETY_TMR_MAS K	R/W	0x0	Reset by: REG_RESET	Fast charge, trickle charge and pre-charge timer INT mask  0b = Fast charge, trickle charge or pre-charge timer expiration does produce INT  1b = Fast charge, trickle charge or pre-charge timer expiration does not produce INT
0	WD_MASK	R/W	0x0	Reset by: REG_RESET	I2C watch dog timer INT mask  0b = I2C watch dog timer expired does produce INT pulse  1b = I2C watch dog timer expired does not produce INT pulse

## 7.6.28 REG0x27\_Charger\_Mask\_1 Register (Address = 0x27) [Reset = 0x00]

REG0x27\_Charger\_Mask\_1 is shown in 図 7-44 and described in 表 7-35.

Return to the Summary Table.

## 図 7-44. REG0x27\_Charger\_Mask\_1 Register

7	6	5	4	3	2	1	0
RESERVED	ICO_MASK	RESE	RVED	CHG_MASK	RESE	RVED	VBUS_MASK
R-0x0	R/W-0x0	R-0x0		R/W-0x0	R-C	)x0	R/W-0x0

## 表 7-35. REG0x27\_Charger\_Mask\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	RESERVED	R	0x0		Reserved
6	ICO_MASK	R/W	0x0	Reset by: REG_RESET	Input Current Optimizer (ICO) INT mask  0b = ICO_STAT change does produce INT  1b = ICO_STAT change does not produce INT
5:4	RESERVED	R	0x0		Reserved
3	CHG_MASK	R/W	0x0	Reset by: REG_RESET	Charge status INT mask  0b = Charging status change does produce INT  1b = Charging status change does not produce INT
2:1	RESERVED	R	0x0		Reserved
0	VBUS_MASK	R/W	0x0	Reset by: REG_RESET	VBUS status INT mask  0b = VBUS status change does produce INT  1b = VBUS status change does not produce INT

## 7.6.29 REG0x28\_FAULT\_Mask Register (Address = 0x28) [Reset = 0x00]

REG0x28\_FAULT\_Mask is shown in 図 7-45 and described in 表 7-36.

Return to the Summary Table.

## 図 7-45. REG0x28\_FAULT\_Mask Register



Product Folder Links: BQ25638



図 7-45. REG0x28\_FAULT\_Mask Register (続き)

VBUS_FAULT_MAS K	BAT_FAULT_MASK	VSYS_FAULT_MASK	OTG_FAULT_MASK	TSHUT_MASK	RESERVED	TS_MASK	
R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	R-0x0	R/W-0x0	

表 7-36. REG0x28\_FAULT\_Mask Register Field Descriptions

Bit	Field	Туре	Reset	Notes Notes	Description
7	VBUS_FAULT_MAS K	R/W	0x0	Reset by: REG_RESET	VBUS over-voltage INT mask  0b = Entering VBUS OVP does produce INT  1b = Entering VBUS OVP does not produce INT
6	BAT_FAULT_MASK	R/W	0x0	Reset by: REG_RESET	IBAT/VBAT over-current/over-voltage INT mask  0b = Entering IBAT OCP or VBAT OVP does produce INT  1b = Entering IBAT OCP or VBAT OVP does not produce INT
5	VSYS_FAULT_MAS K	R/W	0x0	Reset by:  REG_RESET  Ob = System over-voltage or SYS short fault produce INT  1b = Neither system over voltage nor SYS si produces INT	
4	OTG_FAULT_MASK	R/W	0x0	Reset by: REG_RESET	OTG under voltage and over voltage INT mask  0b = OTG VBUS under voltage or over voltage fault does produce INT  1b = Neither OTG VBUS under voltage nor over voltage fault produces INT
3	TSHUT_MASK	R/W	0x0	Reset by: REG_RESET	IC thermal shutdown INT mask  0b = TSHUT does produce INT 1b = TSHUT does not produce INT
2:1	RESERVED	R	0x0		Reserved
0	TS_MASK	R/W	0x0	Reset by: REG_RESET	Temperature charging profile INT mask  0b = A change to TS temperature zone does produce INT  1b = A change to the TS temperature zone does not produce INT

## 7.6.30 REG0x29\_ICO\_Current\_Limit Register (Address = 0x29) [Reset = 0x0000]

REG0x29\_ICO\_Current\_Limit is shown in 図 7-46 and described in 表 7-37.

Return to the Summary Table.

# 図 7-46. REG0x29\_ICO\_Current\_Limit Register




表 7-37. REG0x29\_ICO\_Current\_Limit Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
15:12	RESERVED	R	0x0		Reserved

資料に関するフィードバック(ご意見やお問い合わせ)を送信

# 表 7-37. REG0x29\_ICO\_Current\_Limit Register Field Descriptions (続き)

_												
	Bit	Field	Туре	Reset	Notes	Description						
	11:4	ICO_IINDPM	R	0x0	This 16-bit register follows the little-endian convention Reset by: Adapter Unplug	Optimized Input Current Limit when ICO is enabled: POR: 0mA (0h) Range: 100mA-3200mA (5h-A0h) Clamped Low Clamped High Bit Step: 20mA						
	3:0	RESERVED	R	0x0		Reserved						

## 7.6.31 REG0x2B\_ADC\_Control Register (Address = 0x2B) [Reset = 0x30]

REG0x2B\_ADC\_Control is shown in 図 7-47 and described in 表 7-38.

Return to the Summary Table.

## 図 7-47. REG0x2B\_ADC\_Control Register

7	6	5	4	3	2	1	0
EN_ADC	ADC_RATE	ADC_S/	AMPLE	ADC_AVG	ADC_AVG_INIT	RESERVED	DIS_ADCIN_ADC
R/W-0x0	R/W-0x0	R/W-	0x3	R/W-0x0	R/W-0x0	R-0x0	R/W-0x0

#### 表 7-38. REG0x2B\_ADC\_Control Register Field Descriptions

					ster riela Descriptions
Bit	Field	Type	Reset	Notes	Description
7	EN_ADC	R/W	0x0	Reset by: REG_RESET	ADC Control
				WATCHDOG	0b = Disable (default) 1b = Enable
6	ADC_RATE	R/W	0x0	Reset by:	ADC conversion rate control
				REG_RESET	0b = Continuous conversion (default) 1b = One shot conversion
5:4	ADC_SAMPLE	R/W	0x3	Reset by:	ADC sample speed
				REG_RESET	00b = 11 bit effective resolution 01b = 10 bit effective resolution 10b = 9 bit effective resolution 11b = 8 bit effective resolution (default)
3	ADC_AVG	R/W	0x0	Reset by:	ADC average control
				REG_RESET	0b = Single value (default) 1b = Running average
2	ADC_AVG_INIT	R/W	0x0	Reset by:	ADC acerage initial value control
				REG_RESET	0b = Start average using the existing register value 1b = Start average using a new ADC conversion
1	RESERVED	R	0x0		Reserved
0	DIS_ADCIN_ADC	R/W	0x0	Reset by: REG_RESET	ADCIN ADC channel disable  0b = Enable 1b = Disable

## 7.6.32 REG0x2C\_ADC\_Channel\_Disable Register (Address = 0x2C) [Reset = 0x00]

REG0x2C\_ADC\_Channel\_Disable is shown in 且 7-48 and described in 表 7-39.

Return to the Summary Table.

### 図 7-48. REG0x2C ADC Channel Disable Register

7	6	5	4	3	2	1	0
DIS_IBUS_ADC	DIS_IBAT_ADC	DIS_VBUS_ADC	DIS_VBAT_ADC	DIS_VSYS_ADC	DIS_TS_ADC	DIS_TDIE_ADC	DIS_VPMID_ADC
R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0

Copyright © 2023 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

63



## 図 7-48. REG0x2C\_ADC\_Channel\_Disable Register (続き)

表 7-39. REG0x2C\_ADC\_Channel\_Disable Register Field Descriptions


Bit	Field	Туре	Reset	Notes	Description
7	DIS_IBUS_ADC	R/W	0x0	Reset by: REG_RESET	IBUS ADC channel disable  0b = Enable  1b = Disable
6	DIS_IBAT_ADC	R/W	0x0	Reset by: REG_RESET	IBAT ADC control  0b = Enable 1b = Disable
5	DIS_VBUS_ADC	R/W	0x0	Reset by: REG_RESET	VBUS ADC control  0b = Enable 1b = Disable
4	DIS_VBAT_ADC	R/W	0x0	Reset by: REG_RESET	VBAT ADC control  0b = Enable 1b = Disable
3	DIS_VSYS_ADC	R/W	0x0	Reset by: REG_RESET	VSYS ADC control  0b = Enable 1b = Disable
2	DIS_TS_ADC	R/W	0x0	Reset by: REG_RESET	TS ADC control  0b = Enable 1b = Disable
1	DIS_TDIE_ADC	R/W	0x0	Reset by: REG_RESET	TDIE ADC control  0b = Enable 1b = Disable
0	DIS_VPMID_ADC	R/W	0x0	Reset by: REG_RESET	VPMID ADC control  0b = Enable 1b = Disable

## 7.6.33 REG0x2D\_IBUS\_ADC Register (Address = 0x2D) [Reset = 0x0000]

REG0x2D\_IBUS\_ADC is shown in 図 7-49 and described in 表 7-40.

Return to the Summary Table.

図 7-49. REG0x2D\_IBUS\_ADC Register



資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLUSF18

## 表 7-40. REG0x2D\_IBUS\_ADC Register Field Descriptions


Bit	Field	Туре	Reset	Description
15:1	IBUS_ADC	R	0x0	IBUS ADC reading Reported in 2 's Complement. When the current is flowing from VBUS to PMID, IBUS ADC reports positive value, and when the current is flowing from PMID to VBUS, IBUS ADC reports negative value. POR: 0mA(0h) Format: 2s Complement Range: -5000mA - 5000mA (7830h-7D0h) Clamped Low Clamped High Bit Step: 2.5mA
0	RESERVED	R	0x0	Reserved

## 7.6.34 REG0x2F\_IBAT\_ADC Register (Address = 0x2F) [Reset = 0x0000]

REG0x2F\_IBAT\_ADC is shown in 図 7-50 and described in 表 7-41.

Return to the Summary Table.

図 7-50. REG0x2F\_IBAT\_ADC Register



## 表 7-41. REG0x2F IBAT ADC Register Field Descriptions

	<b>~</b> · · · · ·		,, ,	- regional riola zooonphone		
Bit	Field	Туре	Reset	Description		
15:3	IBAT_ADC	R	0x0	IBAT ADC reading Reported in 2 's Complement. The IBAT ADC reports positive value for the battery charging current, and negative value for the battery discharging current.  POR: 0mA (0h) Format: 2s Complement Range: -10000mA-5025mA (1830h-3EDh) Clamped Low Clamped High Bit Step: 5mA		
2:0	RESERVED	R	0x0	Reserved		

## 7.6.35 REG0x31\_VBUS\_ADC Register (Address = 0x31) [Reset = 0x0000]

REG0x31\_VBUS\_ADC is shown in 図 7-51 and described in 表 7-42.

Return to the Summary Table.

#### 図 7-51. REG0x31 VBUS ADC Register

		•			0		
15	14	13	12	11	10	9	8
RESERVED				VBUS_ADC			
R-0x0				R-0x0			
7	6	5	4	3	2	1	0
		VBUS_	ADC			RESE	RVED
		R-0x	0			R-0	)x0

Product Folder Links: BQ25638



表 7-42. REG0x31\_VBUS\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Description
15	RESERVED	R	0x0	Reserved
14:2	VBUS_ADC	R	0x0	VBUS ADC reading POR: 0mV (0h) Range: 0mV-20000mV (0h-FA0h) Clamped High Bit Step: 5mV
1:0	RESERVED	R	0x0	Reserved

### 7.6.36 REG0x33\_VPMID\_ADC Register (Address = 0x33) [Reset = 0x0000]

REG0x33\_VPMID\_ADC is shown in 図 7-52 and described in 表 7-43.

Return to the Summary Table.

#### 図 7-52. REG0x33 VPMID ADC Register

15	14	13	12	11	10	9	8	
RESERVED			VPMID_ADC					
R-0x0				R-0x0				
7	6	5	4	3	2	1	0	
		VPMID_ADC RESERVED						
		R-0	x0			R-0:	x0	

表 7-43. REG0x33\_VPMID\_ADC Register Field Descriptions


Bit	Field	Туре	Reset	Description
15	RESERVED	R	0x0	Reserved
14:2	VPMID_ADC	R	0x0	VPMID ADC reading POR: 0mV (0h) Range: 0mV-20000mV (0h-FA0h) Clamped High Bit Step: 5mV
1:0	RESERVED	R	0x0	Reserved

## 7.6.37 REG0x35\_VBAT\_ADC Register (Address = 0x35) [Reset = 0x0000]

REG0x35\_VBAT\_ADC is shown in 図 7-53 and described in 表 7-44.

Return to the Summary Table.

### 図 7-53. REG0x35\_VBAT\_ADC Register



## 表 7-44. REG0x35\_VBAT\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:13	RESERVED	R	0x0	Reserved

資料に関するフィードバック(ご意見やお問い合わせ)を送信

表 7-44. REG0x35\_VBAT\_ADC Register Field Descriptions (続き)

_				_	-9
	Bit	Field	Туре	Reset	Description
	12:1	VBAT_ADC	R	0x0	VBAT ADC reading
					POR: 0mV(0h) Range: 0mV - 5000mV (0h-FA0h) Clamped High Bit Step: 1.25mV
	0	RESERVED	R	0x0	Reserved

## 7.6.38 REG0x37\_VSYS\_ADC Register (Address = 0x37) [Reset = 0x0000]

REG0x37\_VSYS\_ADC is shown in 図 7-54 and described in 表 7-45.

Return to the Summary Table.

### 図 7-54. REG0x37\_VSYS\_ADC Register

			<u> </u>	<u> </u>	9.010.		
15	14	13	12	11	10	9	8
	RESERVED				VSYS_ADC		
	R-0x0				R-0x0		
7	6	5	4	3	2	1	0
			VSYS_ADC				RESERVED
			R-0x0				R-0x0
l .							

表 7-45. REG0x37\_VSYS\_ADC Register Field Descriptions

		~ · · · · · · · · · · · · · · · · · · ·						
	Bit	Field	Туре	Reset	Description			
	15:13	RESERVED	R	0x0	Reserved			
	12:1	VSYS_ADC	R	0x0	VSYS ADC reading POR: 0mV(0h) Range: 0mV - 5000mV (0h-FA0h) Clamped High			
-		DE0501/50			Bit Step: 1.25mV			
	0	RESERVED	R	0x0	Reserved			

## 7.6.39 REG0x39\_TS\_ADC Register (Address = 0x39) [Reset = 0x0000]

REG0x39\_TS\_ADC is shown in 図 7-55 and described in 表 7-46.

Return to the Summary Table.

### 図 7-55. REG0x39 TS ADC Register

				,			
15	14	13	12	11	10	9	8
	RESE	RVED			TS_/	ADC	
R-0x0					R-0	x0	
7	6	5	4	3	2	1	0
			TS_/	ADC			
			R-0	)x0			

## 表 7-46. REG0x39\_TS\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R	0x0	Reserved



表 7-46. REG0x39\_TS\_ADC Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Description
11:0	TS_ADC	R	0x0	TS ADC reading
				POR: 0%(0h) Range: 0% - 99.90234375% (0h-3FFh) Clamped High Bit Step: 0.09765625%

## 7.6.40 REG0x3B\_TDIE\_ADC Register (Address = 0x3B) [Reset = 0x0000]

REG0x3B\_TDIE\_ADC is shown in 図 7-56 and described in 表 7-47.

Return to the Summary Table.

### 図 7-56. REG0x3B TDIE ADC Register

					_	•			
	15	14	13	12	11	10	9	8	
		RESE	RVED		TDIE_ADC				
		R-0	)x0		R-0x0				
	7	6	5	4	3	2	1	0	
				TDIE_	ADC				
	R-0x0								
L									

### 表 7-47. REG0x3B\_TDIE\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R	0x0 Reserved	
11:0	TDIE_ADC	R	0x0	TDIE ADC reading Reported in 2 's Complement.  POR: 0°C(0h) Format: 2s Complement Range: -40°C - 150°C (FB0h-12Ch) Clamped Low Clamped High Bit Step: 0.5°C

## 7.6.41 REG0x3D\_ADCIN\_ADC Register (Address = 0x3D) [Reset = 0x0000]

REG0x3D\_ADCIN\_ADC is shown in 図 7-57 and described in 表 7-48.

Return to the Summary Table.

### 図 7-57. REG0x3D\_ADCIN\_ADC Register

		-	_	_	- 5					
15	14	13	12	11	10	9	8			
	RESE	RVED		ADCIN_ADC						
	R-	0x0		R-0x0						
7	6	5	4	3	2	1	0			
			ADCIN	_ADC						
	R-0x0									
1										

## 表 7-48. REG0x3D\_ADCIN\_ADC Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R	0x0	Reserved

資料に関するフィードバック(ご意見やお問い合わせ)を送信

表 7-48. REG0x3D\_ADCIN\_ADC Register Field Descriptions (続き)

_					<u> </u>
	Bit	Field	Туре	Reset	Description
	11:0	ADCIN_ADC	R	0x0	ADCIN ADC reading
					POR: 0mV(0h) Range: 0mV - 1000mV (0h-FA0h) Clamped High Bit Step: 0.25mV

### 7.6.42 REG0x3F\_Part\_Information Register (Address = 0x3F) [Reset = 0x08]

REG0x3F\_Part\_Information is shown in 図 7-58 and described in 表 7-49.

Return to the Summary Table.

### 図 7-58. REG0x3F\_Part\_Information Register

	7	6	5	4	3	2	1	0
	TEST	_REV		PN			DEV_	REV
Γ	R-0x0			R-0x	·	R-0x0		

## 表 7-49. REG0x3F\_Part\_Information Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7:6	TEST_REV	R 0x0 Test Revision		Test Revision	
5:2	PN	R	0x2	Device Part number	
1:0	DEV_REV	R	0x0	Device Revision	

## 7.6.43 REG0x80\_Virtual\_Control\_0 Register (Address = 0x80) [Reset = 0x11]

REG0x80\_Virtual\_Control\_0 is shown in 図 7-59 and described in 表 7-50.

Return to the Summary Table.

## 図 7-59. REG0x80\_Virtual\_Control\_0 Register

					- 3		
7	6	5	4	3	2	1	0
REG_RST	RESERVED	RESERVED	EN_EXTILIM	RESERVED	WD_RST	WATCH	DOG
R/W-0x0	R-0x0	R-0x0	R/W-0x1	R-0x0	R/W-0x0	R/W-0	x1

#### 表 7-50. REG0x80 Virtual Control 0 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	REG_RST	R/W	0x0		Reset registers to default values and reset timer Value resets to 0 after reset completes.
					0b = Not reset (default) 1b = Reset
6	RESERVED	R	0x0		Reserved
5	RESERVED	R	0x0		Reserved
4	EN_EXTILIM	R/W	0x1	Reset by: REG_RESET	Enable the external ILIM_HIZ pin input current regulation
					0b = Disable 1b = Enable (default)
3	RESERVED	R	0x0		Reserved
2	WD_RST	R/W	0x0	Reset by: REG_RESET	I2C watch dog timer reset  0b = Normal (default)  1b = Reset (this bit goes back to 0 after timer reset)



## 表 7-50. REG0x80\_Virtual\_Control\_0 Register Field Descriptions (続き)

Bit	Field	Туре	Reset	Notes	Description
1:0	WATCHDOG	R/W	0x1	Reset by: REG_RESET	Watchdog timer setting  00b = Disable  01b = 40s (default)  10b = 80s  11b = 160s

## 7.6.44 REG0x81\_Virtual\_Control\_1 Register (Address = 0x81) [Reset = 0x80]

REG0x81\_Virtual\_Control\_1 is shown in 図 7-60 and described in 表 7-51.

Return to the Summary Table.

## 図 7-60. REG0x81\_Virtual\_Control\_1 Register

7	6	5	4	3	2	1	0
EN_CHG			RESERVED			FORCE_PMID_DSC HG	EN_OTG
R/W-0x1			R-0x0			R/W-0x0	R/W-0x0

# 表 7-51. REG0x81\_Virtual\_Control\_1 Register Field Descriptions

Bit	Field	Туре	Reset	Notes	Description
7	EN_CHG	R/W	0x1	Reset by: REG_RESET WATCHDOG	Enable PMID pull down current source (~30mA)  0b = Charge Disable 1b = Charge Enable (default)
6:2	RESERVED	R	0x0		Reserved
1	FORCE_PMID_DSC HG	R/W	0x0	Reset by: REG_RESET	Enable PMID pull down current source (~30mA)  0b = Disable (default)  1b = Enable
0	EN_OTG	R/W	0x0	Reset by: REG_RESET WATCHDOG	OTG mode control  0b = OTG Disable (default)  1b = OTG Enable

資料に関するフィードバック(ご意見やお問い合わせ)を送信



# 8 Application and Implementation



Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

A typical application consists of the device configured as an I<sup>2</sup>C controlled power path management device and a single cell battery charger for Li-lon and Li-polymer batteries used in a wide range of smartphone and other portable devices. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET Q4) between the system and battery. The device also integrates a bootstrap diode for the high-side gate drive.

## 8.2 Typical Application




図 8-1. BQ25638 Typical Application

### 8.2.1 Design Requirements

表 8-1. Design Requirements

PARAMETER	VALUE
VBUS range	3.9 - 18.0 V
Input current limit (REG0x06-0x07)	3200 mA
Fast charge current (REG0x02-0x03)	5040 mA
Minimum system voltage (REG0x0E-0x0F)	3520 mV
Battery regulation voltage (REG0x04-0x05)	4200 mV

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Inductor Selection

The 1.5-MHz switching frequency allows the use of small inductor and capacitor values to maintain an inductor saturation current higher than the charging current ( $I_{CHG}$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

$$I_{SAT} \ge I_{CHG} + (1/2) I_{RIPPLE} \tag{8}$$

The inductor ripple current depends on the input voltage ( $V_{VBUS}$ ), the duty cycle (D =  $V_{BAT}/V_{VBUS}$ ), the switching frequency ( $f_S$ ) and the inductance (L).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{fs \times L}$$
(9)

The maximum inductor ripple current occurs when the duty cycle (D) is 0.5 or approximately 0.5. Usually inductor ripple is designed in the range between 20% and 40% maximum charging current as a trade-off between inductor size and efficiency for a practical design.

#### 8.2.2.2 Input Capacitor

Design input capacitance to provide enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current  $I_{Cin}$  occurs where the duty cycle is closest to 50% and can be estimated using  $\pm$  10.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(10)

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed to the drain of the high-side MOSFET and source of the low-side MOSFET as close as possible. Voltage rating of the capacitor must be higher than normal input voltage level. A rating of 25-V or higher capacitor is preferred for 15 V input voltage. 10-µF ceramic capacitor is suggested for typical of 4.0A charging current.

#### 8.2.2.3 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. 式 11 shows the output capacitor RMS current I<sub>COUT</sub> calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(11)

The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(12)

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLUSF18



At certain input and output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.


The charger device has internal loop compensation optimized for  $\geq$  10- $\mu$ F ceramic output capacitor. The preferred ceramic capacitor is 10-V rating, X7R or X5R.

資料に関するフィードバック(ご意見やお問い合わせ)を送信


73




## 8.2.3 Application Curves













# 9 Power Supply Recommendations

In order to provide an output voltage on SYS, the device requires a power supply between 3.9 V and 18V input with at least 100-mA current rating connected to VBUS and a single-cell Li-lon battery with voltage  $> V_{BATUVLO}$  connected to BAT.

# 10 Layout

# 10.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see 2 10-1) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

- 1. Place input capacitor as close as possible to PMID pin and GND pin connections and use shortest copper trace connection or GND plane.
- 2. Place inductor input pin to SW pin as close as possible. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 3. Put output capacitor near to the inductor and the device. Ground connections need to be tied to the IC ground with a short copper trace connection or GND plane.
- 4. Place decoupling capacitors next to the IC pins and make trace connection as short as possible.
- 5. Ensure that the number and sizes of vias allow enough copper for a given current path.

# 10.2 Layout Example




図 10-1. High Frequency Current Path



# 11 Device and Documentation Support

# 11.1 Device Support

#### 11.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

BQ25601 and BQ25601D (PWR877) Evaluation Module User's Guide

### 11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。 [通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

#### 11.4 サポート・リソース

<mark>テキサス・インスツルメンツ E2E™ サポート・フォーラム</mark>は、エンジニアが検証済みの回答と設計に関するヒ ントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をし たりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

#### 11.5 Trademarks

テキサス・インスツルメンツ E2E<sup>™</sup> is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

#### 11.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 11.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLUSF18



12	Rev	visior	ı His	tory
----	-----	--------	-------	------

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Cr	anges from Revision * (October 2023) to Revision A (December 2023)	Page
•	「事前情報」から「量産データ」に変更	1

79

Product Folder Links: BQ25638



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

English Data Sheet: SLUSF18

www.ti.com 11-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
BQ25638YBGR	Active	Production	DSBGA (YBG)   30	6000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25638
BQ25638YBGR.A	Active	Production	DSBGA (YBG)   30	6000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25638

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Nov-2025


# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25638YBGR	DSBGA	YBG	30	6000	330.0	12.4	2.3	2.68	0.65	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 11-Nov-2025




### \*All dimensions are nominal

	Device Package Typ		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	BQ25638YBGR	DSBGA	YBG	30	6000	367.0	367.0	35.0	



DIE SIZE BALL GRID ARRAY




# NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



#### NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月