

# BQ25628 / BQ25629 I<sup>2</sup>C 制御、1 セル、2A、最大 18V 入力、降圧バッテリー チャー ジャ、NVDC パワー パス管理および OTG 出力付き

## 1 特長

- シングル セル バッテリー向けの高効率、1.5MHz、同期 スイッチング モード降圧チャージャ
  - 5V 入力から 90% を上回る効率で 25mA の出力 電流を供給
  - 5mA~310mA、5mA ステップの充電終了
  - フレキシブルな JEITA プロファイルにより温度範囲 全体にわたって安全に充電
- BATFET 制御によりシャットダウン、出荷モード、完全 システムリセットをサポート
  - バッテリーのみモードで 1.5μA の静止電流
  - 出荷モードで 0.15μA のバッテリーリーク電流
  - シャットダウンで 0.1μA のバッテリーリーク電流
- 昇圧モード動作によるアクセサリへの電源供給をサポート
  - 3.84V~5.2V の出力をサポートする昇圧モード
  - 5V の PMID 向けに、90% を上回る昇圧効率で 100mA の昇圧電流を供給
- 幅広い入力電源をサポート
  - 3.9V~18V の広い入力動作電圧範囲、26V の 絶対最大入力電圧
  - 入力電圧レギュレーション (VINDPM) と入力電流 レギュレーション (IINDPM) によりソース電力を最大 化
  - バッテリー電圧を自動的に追従する VINDPM
- 15mΩ の BATFET による高効率のバッテリー動作
- Narrow VDC (NVDC) パワー パス管理
  - 消耗したバッテリーまたはバッテリー未接続でもシステム を即時オン
  - アダプタが全負荷になったときのバッテリー補完
- フレキシブルな自律または I<sup>2</sup>C 制御モード
- 電圧、電流、温度を監視するための 12 ビット ADC を 内蔵
- 高精度
  - ±0.4% の充電電圧レギュレーション
  - ±5% の充電電流レギュレーション
  - ±5% の入力電流レギュレーション
- 安全
  - サーマル レギュレーションおよびサーマル シャット ダウン
  - 入力、システム、バッテリーの過電圧保護
  - バッテリー、コンバータの過電流保護
  - 充電安全タイマ
- 安全関連認証:
  - IEC 62368-1 CB 認証

## 2 アプリケーション

- 民生用ウェアラブル、スマートウォッチ
- ポータブル・スピーカ、TWS イヤホン
- 補聴器または TWS 充電ケース


## 3 概要

BQ25628 および BQ25629 は高度に統合されたデバイスであり、シングル セルのリチウムイオンおよびリチウムポリマー バッテリーのために、2A スイッチモードのバッテリー充電管理およびシステム パワー パスの管理を行います。このソリューションは、内蔵電流検出、ループ補償、入力逆電流ブロック FET (RBFET、Q1)、ハイサイド スイッチング FET (HSFET、Q2)、ローサイド スイッチング FET (LSFET、Q3)、およびシステムとバッテリーの間にあるバッテリー FET (BATFET、Q4) を高度に統合しています。システム電圧が設定可能な最小値を下回らないように、本デバイスは精密な VDC パワー パス管理機能を使用して、システム電圧をバッテリー電圧よりわずかに高い値にレギュレートします。低インピーダンスのパワー パスはスイッチ モード動作効率を最適化し、バッテリー充電時間を短縮し、放電フェーズ中のバッテリー寿命を延長します。また、非常に小さい 0.15μA の出荷モード電流はバッテリーの保存性を高めます。充電およびシステムの設定に I<sup>2</sup>C シリアル インターフェイスを使用できるため、BQ25628 および BQ25629 は真に柔軟なソリューション提供します。

### 製品情報

部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)
BQ25628	RYK (WQFN 18)	2.50mm × 3.00mm
BQ25629	RYK (WQFN 18)	2.50mm × 3.00mm

- (1) 供給されているすべてのパッケージについては、[セクション 14](#) を参照してください。



BQ25628/629 のアプリケーション概略図



## Table of Contents

<b>1 特長</b> .....	<b>1</b>	8.6 Register Maps.....	<b>42</b>
<b>2 アプリケーション</b> .....	<b>1</b>	<b>9 Application and Implementation</b> .....	<b>70</b>
<b>3 概要</b> .....	<b>1</b>	9.1 Application Information.....	70
<b>4 概要 (続き)</b> .....	<b>3</b>	9.2 Typical Application.....	70
<b>5 Device Comparison</b> .....	<b>4</b>	<b>10 Power Supply Recommendations</b> .....	<b>76</b>
<b>6 Pin Configuration and Functions</b> .....	<b>5</b>	<b>11 Layout</b> .....	<b>77</b>
<b>7 Specifications</b> .....	<b>7</b>	11.1 Layout Guidelines.....	77
7.1 Absolute Maximum Ratings.....	7	11.2 Layout Example.....	77
7.2 ESD Ratings.....	7	<b>12 Device and Documentation Support</b> .....	<b>80</b>
7.3 Recommended Operating Conditions.....	7	12.1 Device Support.....	80
7.4 Thermal Information.....	8	12.2 Documentation Support.....	80
7.5 Electrical Characteristics.....	8	12.3 ドキュメントの更新通知を受け取る方法.....	80
7.6 Timing Requirements.....	16	12.4 サポート・リソース.....	80
7.7 Typical Characteristics.....	17	12.5 Trademarks.....	80
<b>8 Detailed Description</b> .....	<b>19</b>	12.6 静電気放電に関する注意事項.....	80
8.1 Overview.....	19	12.7 用語集.....	80
8.2 Functional Block Diagram.....	20	<b>13 Revision History</b> .....	<b>80</b>
8.3 Feature Description.....	21	<b>14 Mechanical, Packaging, and Orderable Information</b> .....	<b>83</b>
8.4 Device Functional Modes.....	37		
8.5 Programming.....	39		

## 4 概要 (続き)

BQ25628 は、デフォルトの入力電流制限値を設定するための ILIM ピンと、サーミスタのバイアスを制御するための TS\_BIAS ピンを備えています。BQ25629 は、標準の USB ホスト ポート、USB 充電ポートなど、幅広い入力ソースをサポートしています。本デバイスは、入力電流および電圧レギュレーションに関する USB 2.0 および USB 3.0 の電源仕様に準拠しており、USB On-the-Go (OTG) 動作における最大 2.0A の電源定格仕様を満たしています。

パワー バス管理により、システムはバッテリー電圧より少し高くなるように、かつプログラム可能な最低システム電圧より低くならないようにレギュレートされます。この機能により、システムはバッテリーが完全に消耗したとき、または取り外したときでも、動作を継続できます。入力電流または電圧が制限値に達すると、パワー バス管理機能が自動的に充電電流を低下させます。システム負荷が引き続き増大すると、バッテリーは放電を開始し、システムの電力要件が満たされるまで放電を続けます。この補助モードにより入力ソースの過負荷を防止します。

BQ25628 および BQ25629 は、アダプタから直接、またはバッテリーから (昇圧またはバイパス OTG モードを使用して)、PMID に接続されたアクセサリに電力を供給します。昇圧 OTG では、コンバータ内の昇圧動作を通じて、バッテリーからレギュレートされた電圧を PMID 側に供給します。バイパス OTG は、バッテリーから PMID への直接パスを提供し、最高の効率を実現します。BQ25628 および BQ25629 は、アダプタが取り外された際に自動的に昇圧 OTG モードに移行させ、アダプタが取り付けられた際には順方向充電に復帰させることが可能です。このいずれかの構成により、ホストの介入なしで PMID に電力を供給します。順方向充電、昇圧 OTG、バイパス OTG では、PMID\_GD 信号は、PMID の電圧と電流が許容範囲内であることを示します。範囲外の電圧または電流が検出された場合は、接続されているアクセサリを PMID から切断することで、PMID\_GD を使用して外部 PMOS FET を駆動し、これらのアクセサリを保護できます。

BQ25628 および BQ25629 は、ホストによる制御なしで、充電サイクルの開始から完了までを実行できます。バッテリー電圧を検知することで、本デバイスは 4 種類の段階 (トリクル充電、予備充電、定電流 (CC) 充電、定電圧 (CV) 充電) でバッテリーを充電します。充電サイクルの終わりに、充電電流があらかじめ設定されたスレッシュホールドを下回り、かつバッテリー電圧が再充電スレッシュホールドを上回ると、充電器は自動的に処理を終了します。終了は、TS ピンの全温度範囲でサポートされています。

BQ25628 および BQ25629 は、負温度係数サーミスタによるバッテリーの監視、充電安全タイマ、過電圧および過電流保護など、バッテリー充電とシステム運用のための多様な安全機能を備えています。接合部温度がプログラム可能なスレッシュホールド値を超えると、サーマル レギュレーションにより充電電流が低下します。STAT 出力は、充電状態と任意のフォルト状態を通知します。その他の安全機能としては、充電モードと OTG 昇圧モードでのバッテリー温度センシング、サーマル シャットダウン、入力 UVLO および過電圧保護も装備しています。INT 出力は、フォルトの発生とステータスの変化をホストに通知します。

BQ25628 および BQ25629 は 18 ピン、2.5mm × 3.0mm の WQFN パッケージで供給されます。

## 5 Device Comparison

表 5-1. Device Comparison

FUNCTION	BQ25618	BQ25628	BQ25629
Input Voltage Range	4V - 13.5V	3.9V - 18V	3.9V - 18V
Part Configuration	I2C	I2C	I2C
Programmable Charge Voltage	3.5 - 4.3V (100mV per step); 4.3 - 4.52V (10mV per step)	3.5 - 4.8V (10mV per step)	3.5 - 4.8V (10mV per step)
D+/D- USB Detection	No	No	Yes
ILIM Pin	No	Yes	No
TS Profile	JEITA	JEITA	JEITA
Quiescent Battery Current	9.5μA	1.5μA	1.5μA
OTG	Yes	Yes	Yes
OTG Voltage Range	4.6V/4.75V/5V/5.15V	3.84V - 5.2V (80mV per step)	3.84V - 5.2V (80mV per step)
Package	2x2.4mm <sup>2</sup> WCSP (30)	2.5x3mm <sup>2</sup> QFN (18)	2.5x3mm <sup>2</sup> QFN (18)

## 6 Pin Configuration and Functions




図 6-1. BQ25628 Pinout, 18-Pin WQFN Top View




図 6-2. BQ25629 Pinout, 18-Pin WQFN Top View

表 6-1. Pin Functions

NAME		NO.	TYPE <sup>(1)</sup>	DESCRIPTION
BQ25628	BQ25629			
BTST		1	P	<b>High Side Switching MOSFET Gate Driver Power Supply</b> – Connect a 10 V or higher rating, 47-nF ceramic capacitor between SW and BTST as the bootstrap capacitor for driving high side switching MOSFET (Q2).

表 6-1. Pin Functions (続き)

NAME		NO.	TYPE <sup>(1)</sup>	DESCRIPTION
BQ25628	BQ25629			
REGN		2	P	<b>The Charger Internal Linear Regulator Output</b> – Internally, REGN is connected to the anode of the boost-strap diode. Connect a 10 V or higher rating, 4.7-μF ceramic capacitor from REGN to power ground. The capacitor should be placed close to the IC. The REGN LDO output is used for the internal MOSFETs gate driving voltage and for biasing the external TS pin thermistor in BQ25629.
PMID_GD		3	DO	<b>Open Drain Active High PMID Good Indicator</b> – Connect to the pull up rail REGN through 10-kΩ resistor. HIGH indicates PMID output voltage is good. This signal can be used to drive external PMOS FET to disconnect the PMID under charging load when boost mode output voltage is too high or output current is too high.
ILIM	D-	4	AIO	<b>Input Current Limit Setting Input Pin</b> – ILIM pin sets the input current limit as $I_{INREG} = K_{ILIM} / R_{ILIM}$ , where $R_{ILIM}$ is connected from ILIM pin to GND. The input current is limited to the lower of the two values set by ILIM pin and IINDPM register bits. The ILIM pin can also be used to monitor input current. The input current is proportional to the voltage on ILIM pin and can be calculated by $I_{IN} = (K_{ILIM} \times V_{ILIM}) / (R_{ILIM} \times 0.8)$ . The ILIM pin function is disabled when EN_EXTILIM bit is set to 0.
				<b>Negative Line of the USB Data Line Pair</b> – D+/D- based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2.
TS_BIAS	D+	5	P	<b>Bias for the TS Resistor Voltage Divider</b> – Provides the bias voltage for the TS resistor voltage divider.
			AIO	<b>Positive Line of the USB Data Line Pair</b> – D+/D- based USB host/charging port detection. The detection includes data contact detection (DCD), primary and secondary detection in BC1.2.
TS		6	AI	<b>Temperature Qualification Voltage Input</b> – Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from TS pin bias reference (REGN in BQ25629, TS_BIAS in BQ25628) to TS, then to GND. Charge suspends when TS pin voltage is out of range. Recommend a 103AT-2 10-kΩ thermistor.
QON		7	DI	<b>BATFET Enable or System Power Reset Control Input</b> – If the charger is in ship mode, a logic low on this pin with $t_{SM\_EXIT}$ duration forces the device to exit ship mode. If the charger is not in ship mode, a logic low on this pin with $t_{QON\_RST}$ initiates a full system power reset if either $V_{VBUS} < V_{VBUS\_UVLO}$ or $BATFET\_CTRL\_WVBUS = 1$ . QON has no effect during shutdown mode. The pin contains an internal pull-up to maintain default high logic.
BAT		8	P	<b>The Battery Charging Power Connection</b> – Connect to the positive terminal of the battery pack. The internal BATFET is connected between SYS and BAT.
SYS		9	P	<b>The Charger Output Voltage to System</b> –The Buck converter output connection point to the system. The internal BATFET is connected between SYS and BAT.
STAT		10	DO	<b>Open Drain Charge Status Output</b> – It indicates various charger operations. Connect to the pull up rail via 10-kΩ resistor. LOW indicates charging in progress. HIGH indicates charging completed or charging disabled. When any fault condition occurs, STAT pin blinks at 1Hz. Setting DIS_STAT = 1 disables the STAT pin function, causing the pin to be pulled HIGH. Leave floating if unused.
INT		11	DO	<b>Open Drain Interrupt Output.</b> – Connect to the pull up rail via 10-kΩ resistor. The INT pin sends an active low, 256-μs pulse to the host to report the charger device status and faults.
SDA		12	DIO	<b>I<sup>2</sup>C Interface Data</b> – Connect SDA to the logic rail through a 10-kΩ resistor.
SCL		13	DI	<b>I<sup>2</sup>C Interface Clock</b> – Connect SCL to the logic rail through a 10-kΩ resistor.
CE		14	DI	<b>Active Low Charge Enable Pin</b> – Battery charging is enabled when EN_CHG bit is 1 and CE pin is LOW. CE pin must be pulled HIGH or LOW, do not leave floating.
GND		15	P	<b>Ground Return</b>
SW		16	P	<b>Switching Node Connecting to Output Inductor</b> – Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 47-nF bootstrap capacitor from SW to BTST.
PMID		17	P	<b>HSFET Drain Connection</b> – Internally PMID is connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of HSFET.
VBUS		18	P	<b>Charger Input Voltage</b> – The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source.

(1) AI = Analog input, AO = Analog Output, AIO = Analog input Output, DI = Digital input, DO = Digital Output, DIO = Digital input Output, P = Power

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage range (with respect to GND)	VBUS (converter not switching)	–2	26	V
	PMID (converter not switching)	–0.3	26	V
	BAT, SYS (converter not switching)	–0.3	6	V
	SW	–2 (50ns)	21	V
	BTST (when converter switching)	–0.3	27	V
	$\overline{CE}$ , STAT, SCL, SDA, $\overline{INT}$ , REGN, $\overline{QON}$	–0.3	6	V
	D+, D-, ILIM, TS, TS_BIAS, PMID_GD	–0.3	6	V
Output Sink Current	$\overline{INT}$ , STAT, PMID_GD		6	mA
Differential Voltage	BTST-SW	–0.3	6	V
	PMID-VBUS	–0.3	6	V
	SYS-BAT	–0.3	6	V
T <sub>J</sub>	Junction temperature	–40	150	°C
T <sub>stg</sub>	Storage temperature	–55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>VBUS</sub>	Input voltage	3.9		18	V
V <sub>BAT</sub>	Battery voltage			4.8	V
I <sub>VBUS</sub>	Input current			3.2	A
I <sub>SW</sub>	Output current (SW)			3.5	A
I <sub>BAT</sub>	Fast charging current			2	A
	RMS discharge current (continuously)			6	A
	Peak discharge current (up to 50ms)			10	A
I <sub>REGN</sub>	Maximum REGN Current			20	mA
T <sub>A</sub>	Ambient temperature	–40		85	°C
T <sub>J</sub>	Junction temperature	–40		125	°C
L <sub>SW</sub>	Inductor for the switching regulator	0.68		2.2	μH
C <sub>VBUS</sub>	VBUS capacitor (without de-rating)	1			μF
C <sub>PMID</sub>	PMID capacitor (without de-rating)	10			μF
C <sub>SYS</sub>	SYS capacitor (without de-rating)	20		500	μF



### 7.3 Recommended Operating Conditions (続き)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
C <sub>BAT</sub>	BAT capacitor (without de-rating)	10			μF

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		BQ25628, BQ25629	UNIT
		RYK (QFN)	
		18 pins	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	60.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	42.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	13.0	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	12.8	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

### 7.5 Electrical Characteristics

V<sub>VBUS\_UVLOZ</sub> < V<sub>VBUS</sub> < V<sub>VBUS\_OVP</sub>, T<sub>J</sub> = -40°C to +125°C, and T<sub>J</sub> = 25°C for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>QUIESCENT CURRENTS</b>						
I <sub>Q_BAT</sub>	Quiescent battery current (BAT, SYS, SW) when the charger is in the battery only mode, BATFET is enabled, ADC is disabled	VBAT = 4V, No VBUS, BATFET is enabled, I2C enabled, ADC disabled, system is powered by battery. -40 °C < T <sub>J</sub> < 60 °C		1.5	3	μA
I <sub>Q_BAT_ADC</sub>	Quiescent battery current (BAT, SYS, SW) when the charger is in the battery only mode, BATFET is enabled, ADC is enabled	VBAT = 4V, No VBUS, BATFET is enabled, I2C enabled, ADC enabled, system is powered by battery. -40 °C < T <sub>J</sub> < 60 °C		260		μA
I <sub>Q_BAT_SD</sub>	Quiescent battery current (BAT) when the charger is in shutdown mode, BATFET is disabled, ADC is disabled	VBAT = 4V, No VBUS, BATFET is disabled, I2C disabled, in shutdown mode, ADC disabled, T <sub>J</sub> < 60 °C		0.1	0.2	μA
I <sub>Q_BAT_SHIP</sub>	Quiescent battery current (BAT) when the charger is in ship mode, BATFET is disabled, ADC is disabled	VBAT = 4V, No VBUS, BATFET is disabled, I2C disabled, in ship mode, ADC disabled, T <sub>J</sub> < 60 °C		0.15	0.5	μA
I <sub>Q_VBUS</sub>	Quiescent input current (VBUS)	VBUS = 5V, VBAT = 4V, charge disabled, converter switching, ISYS = 0A, PFM enabled		450		μA
I <sub>Q_VBUS_HIZ</sub>	Quiescent input current (VBUS) in HIZ	VBUS = 5V, VBAT = 4V, HIZ mode, ADC disabled		5	20	μA
		VBUS = 15V, VBAT = 4V, HIZ mode, ADC disabled		20	35	μA
I <sub>Q_BOOST</sub>	Quiescent battery current (BAT, SYS, SW) in boost mode	VBAT = 4.2V, VPMID = 5V, Boost mode enabled, converter switching, PFM enabled, I <sub>VPMID</sub> = 0A		220		μA
I <sub>Q_BYP_OTG</sub>	Quiescent battery current (BAT, SYS) in bypass OTG mode	VBAT = 4V, bypass OTG mode enabled, IPMID = 0A		500	850	μA
<b>VBUS / VBAT SUPPLY</b>						
V <sub>VBUS_OP</sub>	VBUS operating range		3.9		18	V
V <sub>VBUS_UVLO</sub>	VBUS falling to turn off I2C, no battery	VBUS falling	3.0	3.15	3.3	V



## 7.5 Electrical Characteristics (続き)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OVP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{VBUS\_UVLOZ}$	VBUS rising for active I2C, no battery	VBUS rising	3.2	3.35	3.5	V
$V_{VBUS\_OVP}$	VBUS overvoltage rising threshold	VBUS rising, $V_{VBUS\_OVP} = 0$	6.1	6.4	6.7	V
$V_{VBUS\_OVPZ}$	VBUS overvoltage falling threshold	VBUS rising, $V_{VBUS\_OVP} = 0$	5.8	6.0	6.2	V
$V_{VBUS\_OVP}$	VBUS overvoltage rising threshold	VBUS rising, $V_{VBUS\_OVP} = 1$	18.2	18.5	18.8	V
$V_{VBUS\_OVPZ}$	VBUS overvoltage falling threshold	VBUS falling, $V_{VBUS\_OVP} = 1$	17.4	17.7	18.0	V
$V_{PMID\_OVP}$	Forward mode PMID OVP to drive PMID_GD low	$V_{PMID}$ rising	5.5	5.75	6.0	V
$V_{PMID\_OVPZ}$	Forward mode PMID voltage threshold to exit OVP and drive PMID_GD high	$V_{PMID}$ falling	5.25	5.5	5.75	V
$V_{SLEEP}$	Enter Sleep mode threshold	(VBUS - VBAT), VBUS falling	9	45	85	mV
$V_{SLEEPZ}$	Exit Sleep mode threshold	(VBUS - VBAT), VBUS rising	115	220	340	mV
$V_{BAT\_UVLOZ}$	BAT voltage for active I2C, turn on BATFET, no VBUS	VBAT rising	2.3	2.4	2.5	V
$V_{BAT\_UVLO}$	BAT voltage to turnoff I2C, turn off BATFET, no VBUS	VBAT falling, $V_{BAT\_UVLO} = 0$	2.1	2.2	2.3	V
		VBAT falling, $V_{BAT\_UVLO} = 1$	1.7	1.8	1.9	V
$V_{BAT\_OTG}$	BAT voltage rising threshold to enable OTG mode	VBAT rising, $V_{BAT\_OTG\_MIN} = 0$	2.9	3.0	3.1	V
		VBAT rising, $V_{BAT\_OTG\_MIN} = 1$	2.5	2.6	2.7	V
$V_{BAT\_OTGZ}$	BAT voltage falling threshold to disable OTG mode	VBAT falling, $V_{BAT\_OTG\_MIN} = 0$	2.7	2.8	2.9	V
		VBAT falling, $V_{BAT\_OTG\_MIN} = 1$	2.3	2.4	2.5	V
$V_{POORSRC}$	Bad adapter detection threshold	VBUS falling	3.6	3.7	3.75	V
$I_{POORSRC}$	Bad adapter detection current source			10		mA
<b>POWER-PATH MANAGEMENT</b>						
$V_{SYS\_REG\_ACC}$	Typical system voltage regulation	ISYS = 0A, VBAT > VSYSMIN, Charge Disabled. Offset above VBAT		50		mV
		ISYS = 0A, $V_{BAT} < VSYSMIN$ , Charge Disabled. Offset above VSYSMIN		230		mV
$V_{SYSMIN\_RNG}$	VSYSMIN register range		2.56		3.84	V
$V_{SYSMIN\_REG\_STEP}$	VSYSMIN register step size			80		mV
$V_{SYSMIN\_REG\_ACC}$	Minimum DC system voltage output	ISYS = 0A, $V_{BAT} < VSYSMIN = B00h$ (3.52V), Charge Disabled	3.52	3.75		V
$V_{SYS\_SHORT}$	VSYS short voltage falling threshold to enter forced PFM			0.9		V
$V_{SYS\_SHORTZ}$	VSYS short voltage rising threshold to exit forced PFM			1.1		V
<b>BATTERY CHARGER</b>						
$V_{REG\_RANGE}$	Typical charge voltage regulation range		3.50		4.80	V
$V_{REG\_STEP}$	Typical charge voltage step			10		mV
$V_{REG\_ACC}$	Charge voltage accuracy	$T_J = 25^{\circ}\text{C}$	-0.3		0.3	%
		$T_J = -10^{\circ}\text{C} - 85^{\circ}\text{C}$	-0.4		0.4	%
$I_{CHG\_RANGE}$	Typical charge current regulation range		0.04		2.00	A
$I_{CHG\_STEP}$	Typical charge current regulation step			40		mA

## 7.5 Electrical Characteristics (続き)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OVP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{CHG\_ACC}$	Charge current accuracy	VBAT = 3.1V or 3.8V, ICHG = 1040mA, $T_J = -10^{\circ}\text{C} - 85^{\circ}\text{C}$	-5.5		5.5	%
		VBAT = 3.1V or 3.8V, ICHG = 320mA, $T_J = -10^{\circ}\text{C} - 85^{\circ}\text{C}$	-5.5		5.5	%
		VBAT = 3.1V or 3.8V, ICHG = 240mA, $T_J = -10^{\circ}\text{C} - 85^{\circ}\text{C}$	-10		10	%
		VBAT = 3.1V or 3.8V, ICHG = 80mA, $T_J = -10^{\circ}\text{C} - 85^{\circ}\text{C}$	60	80	100	mA
$I_{PRECHG\_RANGE}$	Typical pre-charge current range		10		310	mA
$I_{PRECHG\_STEP}$	Typical pre-charge current step			10		mA
$I_{PRECHG\_ACC}$	Pre-charge current accuracy when $V_{BAT}$ below $V_{SYSMIN}$ setting	VBAT = 2.5V, IPRECHG = 250mA, $T_J = -10^{\circ}\text{C} - 85^{\circ}\text{C}$	-12		12	%
		VBAT = 2.5V, IPRECHG = 100mA, $T_J = -10^{\circ}\text{C} - 85^{\circ}\text{C}$	-15		15	%
		VBAT = 2.5V, IPRECHG = 50mA, $T_J = -10^{\circ}\text{C} - 85^{\circ}\text{C}$	-25		25	%
$I_{TERM\_RANGE}$	Typical termination current range		5		310	mA
$I_{TERM\_STEP}$	Typical termination current step			5		mA
$I_{TERM\_ACC}$	Termination current accuracy	ITERM = 10mA, $T_J = -10^{\circ}\text{C} - 85^{\circ}\text{C}$	-80		80	%
		ITERM = 50mA, $T_J = -10^{\circ}\text{C} - 85^{\circ}\text{C}$	-17		17	%
		ITERM = 100mA, $T_J = -10^{\circ}\text{C} - 85^{\circ}\text{C}$	-10		10	%
$V_{BAT\_SHORTZ}$	Battery short voltage rising threshold to start pre-charge	VBAT rising		2.25		V
$V_{BAT\_SHORT}$	Battery short voltage falling threshold to stop pre-charge	VBAT falling, VBAT_UVLO=0		2.05		V
$V_{BAT\_SHORT}$	Battery short voltage falling threshold to stop pre-charge	VBAT falling, VBAT_UVLO=1		1.85		V
$I_{BAT\_SHORT}$	Battery short trickle charging current	VBAT < $V_{BAT\_SHORTZ}$ , ITRICKLE = 0	5	10	17	mA
		VBAT < $V_{BAT\_SHORTZ}$ , ITRICKLE = 1	28	40	52	mA
$V_{BAT\_LOWVZ}$	Battery voltage rising threshold	Transition from pre-charge to fast charge	2.9	3.0	3.1	V
$V_{BAT\_LOWV}$	Battery voltage falling threshold	Transition from fast charge to pre-charge	2.7	2.8	2.9	V
$V_{RECHG}$	Battery recharge threshold below $V_{REG}$	VBAT falling, VRECHG = 0		100		mV
		VBAT falling, VRECHG = 1		200		mV
$I_{PMID\_LOAD}$	PMID discharge load current		20	30		mA
$I_{BAT\_LOAD}$	Battery discharge load current		20	30		mA
$I_{SYS\_LOAD}$	System discharge load current		20	30		mA
<b>BATFET</b>						
$R_{BATFET}$	MOSFET on resistance from SYS to BAT			15	25	mΩ
<b>BATTERY PROTECTIONS</b>						
$V_{BAT\_OVP}$	Battery overvoltage rising threshold	As percentage of VREG	103	104	105	%
$V_{BAT\_OVpz}$	Battery overvoltage falling threshold	As percentage of VREG	101	102	103	%
$I_{BATFET\_OCP}$	BATFET over-current rising threshold		6			A
$I_{BAT\_PK}$	Battery discharging peak current rising threshold	IBAT_PK = 10	6			A
		IBAT_PK = 11	12			A

## 7.5 Electrical Characteristics (続き)

 $V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OVP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT VOLTAGE / CURRENT REGULATION</b>						
$V_{INDPM\_RANGE}$	Typical input voltage regulation range		3.8		16.8	V
$V_{INDPM\_STEP}$	Typical input voltage regulation step			40		mV
$V_{INDPM\_ACC}$	Input voltage regulation accuracy	$V_{INDPM}=4.6\text{V}$	-4		4	%
		$V_{INDPM}=8\text{V}$	-3		3	%
		$V_{INDPM}=16\text{V}$	-2		2	%
$V_{INDPM\_BAT\_TRACK}$	Battery tracking $V_{INDPM}$ accuracy	$V_{BAT} = 3.9\text{V}$ , $V_{INDPM\_BAT\_TRACK}=1$ , $V_{INDPM} = 4\text{V}$	4.15	4.3	4.45	V
$I_{INDPM\_RANGE}$	Typical input current regulation range		0.1		3.2	A
$I_{INDPM\_STEP}$	Typical input current regulation step			20		mA
$I_{INDPM\_ACC}$	Input current regulation accuracy	$I_{INDPM} = 500\text{mA}$ , $V_{BUS}=5\text{V}$	450	475	500	mA
		$I_{INDPM} = 900\text{mA}$ , $V_{BUS}=5\text{V}$	810	855	900	mA
		$I_{INDPM} = 1500\text{mA}$ , $V_{BUS}=5\text{V}$	1350	1425	1500	mA
$I_{VBUS\_OCP}$	Forwrad mode $V_{BUS}$ overcurrent to drive $PMID\_GD$ low as a percentage of $I_{INDPM}$	As a percentage of $I_{INDPM}$		108		%
$K_{ILIM}$	$ILIM$ Pin Scale Factor, $I_{INREG} = K_{ILIM} / R_{ILIM}$	$I_{NREG} = 1.6\text{ A}$	2250	2500	2750	$\text{A}\Omega$
<b>D+ / D- DETECTION</b>						
$V_{D+D-\_0p6V\_SRC}$	D+/D- voltage source (600 mV)	1 mA load on D+/D-	400	600	800	mV
$I_{D+D-\_LKG}$	Leakage current into D+/D-	HiZ mode	-1		1	$\mu\text{A}$
$V_{D+D-\_2p8}$	D+/D- comparator threshold for non-standard adapter		2.55		2.85	V
$V_{D+D-\_2p0}$	D+/D- comparator threshold for non-standard adapter		1.85		2.15	V
<b>THERMAL REGULATION AND THERMAL SHUTDOWN</b>						
$T_{REG}$	Junction temperature regulation accuracy	$T_{REG} = 1$		120		$^{\circ}\text{C}$
		$T_{REG} = 0$		60		$^{\circ}\text{C}$
$T_{SHUT}$	Thermal Shutdown Rising Threshold	Temperature Increasing		140		$^{\circ}\text{C}$
$T_{SHUT\_HYS}$	Thermal Shutdown Falling Hysteresis	Temperature Decreasing by $T_{SHUT\_HYS}$		30		$^{\circ}\text{C}$
<b>THERMISTOR COMPARATORS (CHARGE MODE)</b>						
$V_{TS\_COLD}$	TS pin rising voltage threshold for TH1 comparator to transition from $TS\_COOL$ to $TS\_COLD$ . Charge suspended above this voltage.	As Percentage to TS pin bias reference ( $-5^{\circ}\text{C}$ w/ 103AT), $TS\_TH1\_TH2\_TH3 = 100, 101, 110$	75.0	75.5	76.0	%
		As Percentage to TS pin bias reference ( $0^{\circ}\text{C}$ w/ 103AT), $TS\_TH1\_TH2\_TH3 = 000, 001, 010, 011, 111$	72.8	73.3	73.8	%
$V_{TS\_COLDZ}$	TS pin falling voltage threshold for TH1 comparator to transition from $TS\_COLD$ to $TS\_COOL$ . $TS\_COOL$ charge settings resume below this voltage.	As Percentage to TS pin bias reference ( $-2.5^{\circ}\text{C}$ w/ 103AT), $TS\_TH1\_TH2\_TH3 = 100, 101, 110$	73.9	74.4	74.9	%
		As Percentage to TS pin bias reference ( $2.5^{\circ}\text{C}$ w/ 103AT), $TS\_TH1\_TH2\_TH3 = 000, 001, 010, 011, 111$	71.7	72.2	72.7	%

## 7.5 Electrical Characteristics (続き)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OVP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{TS\_COOL}$	TS pin rising voltage threshold for TH2 comparator to transition from TS_PRECOOL to TS_COOL. TS_COOL charging settings used above this voltage.	As Percentage to TS pin bias reference ( $5^{\circ}\text{C}$ w/ 103AT), TS_TH1_TH2_TH3 = 000, 100	70.6	71.1	71.6	%
		As Percentage to TS pin bias reference ( $10^{\circ}\text{C}$ w/ 103AT), TS_TH1_TH2_TH3 = 001, 101, 110, 111	67.9	68.4	68.9	%
		As Percentage to TS pin bias reference ( $15^{\circ}\text{C}$ w/ 103AT), TS_TH1_TH2_TH3 = 010	65.0	65.5	66.0	%
		As Percentage to TS pin bias reference ( $20^{\circ}\text{C}$ w/ 103AT), TS_TH1_TH2_TH3 = 011	61.9	62.4	62.9	%
$V_{TS\_COOLZ}$	TS pin falling voltage threshold for TH2 comparator to transition from TS_COOL to TS_PRECOOL. TS_PRECOOL charging settings resume below this voltage.	As Percentage to TS pin bias reference ( $7.5^{\circ}\text{C}$ w/ 103AT), TS_TH1_TH2_TH3 = 000, 100	69.3	69.8	70.3	%
		As Percentage to TS pin bias reference ( $12.5^{\circ}\text{C}$ w/ 103AT), TS_TH1_TH2_TH3 = 001, 101, 110, 111	66.6	67.1	67.6	%
		As Percentage to TS pin bias reference ( $17.5^{\circ}\text{C}$ w/ 103AT), TS_TH1_TH2_TH3 = 010	63.7	64.2	64.7	%
		As Percentage to TS pin bias reference ( $22.5^{\circ}\text{C}$ w/ 103AT), TS_TH1_TH2_TH3 = 011	60.6	61.1	61.6	%
$V_{TS\_PRECOOL}$	TS pin rising voltage threshold for TH3 comparator to transition from TS_NORMAL to TS_PRECOOL. TS_PRECOOL charge settings used above this voltage.	As Percentage to TS pin bias reference ( $15^{\circ}\text{C}$ w/ 103AT), TS_TH1_TH2_TH3 = 000, 001, 100, 101	65.0	65.5	66.0	%
		As Percentage to TS pin bias reference ( $20^{\circ}\text{C}$ w/ 103AT), TS_TH1_TH2_TH3 = 010, 011, 110, 111	61.9	62.4	62.9	%
$V_{TS\_PRECOOLZ}$	TS pin falling voltage threshold for TH3 comparator to transition from TS_PRECOOL to TS_NORMAL. Normal charging resumes below this voltage.	As Percentage to TS pin bias reference ( $17.5^{\circ}\text{C}$ w/ 103AT), TS_TH1_TH2_TH3 = 000, 001, 100, 101	63.7	64.2	64.7	%
		As Percentage to TS pin bias reference ( $22.5^{\circ}\text{C}$ w/ 103AT), TS_TH1_TH2_TH3 = 010, 011, 110, 111	60.6	61.1	61.6	%
$V_{TS\_PREWARM}$	TS pin falling voltage threshold for TH4 comparator to transition from TS_NORMAL to TS_PREWARM. TS_PREWARM charging settings used below this voltage.	As Percentage to TS pin bias reference ( $35^{\circ}\text{C}$ w/ 103AT), TS_TH4_TH5_TH6 = 000, 001, 010, 100, 101	51.5	52.0	52.5	%
		As Percentage to TS pin bias reference ( $40^{\circ}\text{C}$ w/ 103AT), TS_TH4_TH5_TH6 = 011, 110, 111	47.9	48.4	48.9	%
$V_{TS\_PREWARMZ}$	TS pin rising voltage threshold for TH4 comparator to transition from TS_PREWARM to TS_NORMAL. Normal charging resumes above this voltage.	As Percentage to TS pin bias reference ( $32.5^{\circ}\text{C}$ w/ 103AT), TS_TH4_TH5_TH6 = 000, 001, 010, 100, 101	53.3	53.8	54.3	%
		As Percentage to TS pin bias reference ( $37.5^{\circ}\text{C}$ w/ 103AT), TS_TH4_TH5_TH6 = 011, 110, 111	49.2	49.7	50.2	%

## 7.5 Electrical Characteristics (続き)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OVP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>TS_WARM</sub>	TS pin falling voltage threshold for TH5 comparator to transition from TS_PREWARM to TS_WARM. TS_WARM charging settings used below this voltage.	As Percentage to TS pin bias reference (40°C w/ 103AT), TS_TH4_TH5_TH6 = 000, 100	47.9	48.4	48.9	%
		As Percentage to TS pin bias reference (45°C w/ 103AT), TS_TH4_TH5_TH6 = 001, 101, 110	44.3	44.8	45.3	%
		As Percentage to TS pin bias reference (50°C w/ 103AT), TS_TH4_TH5_TH6 = 010, 111	40.7	41.2	41.7	%
		As Percentage to TS pin bias reference (55°C w/ 103AT), TS_TH4_TH5_TH6 = 011	37.2	37.7	38.2	%
V <sub>TS_WARMZ</sub>	TS pin rising voltage threshold for TH5 comparator to transition from TS_WARM to TS_PREWARM. TS_PREWARM charging settings resume above this voltage.	As Percentage to TS pin bias reference (37.5°C w/ 103AT), TS_TH4_TH5_TH6 = 000, 100	49.2	49.7	50.2	%
		As Percentage to TS pin bias reference (42.5°C w/ 103AT), TS_TH4_TH5_TH6 = 001, 101, 110	45.6	46.1	46.6	%
		As Percentage to TS pin bias reference (47.5°C w/ 103AT), TS_TH4_TH5_TH6 = 010, 111	42.0	42.5	43.0	%
		As Percentage to TS pin bias reference (52.5°C w/ 103AT), TS_TH4_TH5_TH6 = 011	38.5	39	39.5	%
V <sub>TS_HOT</sub>	TS pin falling voltage threshold for TH6 comparator to transition from TS_WARM to TS_HOT. Charging is suspended below this voltage.	As Percentage to TS pin bias reference (50°C w/ 103AT), TS_TH4_TH5_TH6 = 100 or 101	40.7	41.2	41.7	%
		As Percentage to TS pin bias reference (60°C w/ 103AT), TS_TH4_TH5_TH6 = 000, 001, 010, 011, 110 or 111	33.9	34.4	34.9	%
V <sub>TS_HOTZ</sub>	TS pin rising voltage threshold for TH6 comparator to transition from TS_HOT to TS_WARM. TS_WARM charging settings resume above this voltage.	As Percentage to TS pin bias reference (47.5°C w/ 103AT), TS_TH4_TH5_TH6 = 100 or 101	42.0	42.5	43.0	%
		As Percentage to TS pin bias reference (57.5°C w/ 103AT), TS_TH4_TH5_TH6 = 000, 001, 010, 011, 110 or 111	35.2	35.7	36.2	%
THERMISTOR COMPARATORS (OTG MODE)						
V <sub>TS_OTG_COLD</sub>	TS pin rising voltage threshold to transition from TS_OTG_NORMAL to TS_OTG_COLD. OTG suspended above this voltage.	As Percentage to TS pin bias reference (–20°C w/ 103AT), TS_TH_OTG_COLD = 0	79.5	80.0	80.5	%
		As Percentage to TS pin bias reference (–10°C w/ 103AT), TS_TH_OTG_COLD = 1	76.6	77.1	77.6	%
V <sub>TS_OTG_COLDZ</sub>	TS pin falling voltage threshold to transition from TS_OTG_COLD to TS_OTG_NORMAL. OTG resumes below this voltage.	As Percentage to TS pin bias reference (–15°C w/ 103AT), TS_TH_OTG_COLD = 0	78.2	78.7	79.2	%
		As Percentage to TS pin bias reference (–5°C w/ 103AT), TS_TH_OTG_COLD = 1	75.0	75.5	76.5	%
V <sub>TS_OTG_HOT</sub>	TS pin falling voltage threshold to transition from TS_OTG_NORMAL to TS_OTG_HOT. OTG suspended below this voltage.	As Percentage to TS pin bias reference (55°C w/ 103AT), TS_OTG_HOT = 00	37.2	37.7	38.2	%
		As Percentage to TS pin bias reference (60°C w/ 103AT), TS_OTG_HOT = 01	33.9	34.4	34.9	%
		As Percentage to TS pin bias reference (65°C w/ 103AT), TS_OTG_HOT = 10	30.8	31.3	31.8	%

## 7.5 Electrical Characteristics (続き)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OVP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>TS_OTG_HOTZ</sub>	TS pin rising voltage threshold to transition from TS_OTG_HOT to TS_OTG_NORMAL. OTG resumes above this threshold.	As Percentage to TS pin bias reference (52.5°C w/ 103AT), TS_OTG_HOT = 00	38.5	39.0	39.5	%
		As Percentage to TS pin bias reference (57.5°C w/ 103AT), TS_OTG_HOT = 01	35.2	35.7	36.2	%
		As Percentage to TS pin bias reference (62.5°C w/ 103AT), TS_OTG_HOT = 10	32.0	32.5	33.0	%
SWITCHING CONVERTER						
F <sub>SW</sub>	PWM switching frequency	Oscillator frequency	1.35	1.5	1.65	MHz
MOSFET TURN-ON RESISTANCE						
R <sub>Q1_ON</sub>	VBUS to PMID on resistance	T <sub>j</sub> = −40°C-85°C		26	34	mΩ
R <sub>Q2_ON</sub>	Buck high-side switching MOSFET turn on resistance between PMID and SW	T <sub>j</sub> = −40°C-85°C		55	78	mΩ
R <sub>Q3_ON</sub>	Buck low-side switching MOSFET turn on resistance between SW and PGND	T <sub>j</sub> = −40°C-85°C		60	90	mΩ
OTG MODE CONVERTER						
V <sub>BOOST_RANGE</sub>	Typical boost mode voltage regulation range		3.8		5.2	V
V <sub>BOOST_STEP</sub>	Typical boost mode voltage regulation step			80		mV
V <sub>BOOST_ACC</sub>	Boost mode voltage regulation accuracy	IVBUS = 0A, VOTG = 5V	−3		3	%
V <sub>OTG_UVP</sub>	OTG mode undervoltage falling threshold at PMID			3.4		V
V <sub>OTG_VBUS_OVP</sub>	OTG mode overvoltage rising threshold at VBUS		5.5	5.75	6.0	V
V <sub>BYPASS_PMIC_OVP</sub>	Bypass OTG Mode overvoltage rising threshold at PMID	As a percentage of V <sub>SYS</sub>	105	107	109	%
V <sub>BOOST_PMIC_OVP</sub>	Boost OTG mode overvoltage rising threshold at PMID	As percentage of VOTG regulation	105	107	109	%
I <sub>BYPASS_RCP</sub>	Bypass OTG Mode reverse current (from PMID to BAT) threshold		415	500	550	mA
REGN LDO						
V <sub>REGN</sub>	REGN LDO output voltage	V <sub>VBUS</sub> = 5V, I <sub>REGN</sub> = 20mA	4.4	4.6		V
		V <sub>VBUS</sub> = 9V, I <sub>REGN</sub> = 20mA	4.8	5.0	5.2	V
V <sub>REGNZ_OK</sub>	REGN not good falling threshold	Converter switching		3.2		V
		Converter not switching		2.3		V
I <sub>REGN_LIM</sub>	REGN LDO current limit	V <sub>VBUS</sub> = 5V, V <sub>REGN</sub> = 4.3V	20			mA
I <sub>TS_BIAS_FAULT</sub>	Rising threshold to transition from TSBIAS good condition to fault condition	REGN=5V; ISINK applied on TS_BIAS pin	2.5	4.5	8	mA
I <sub>TS_BIAS_FAULTZ</sub>	Falling threshold to transition from TSBIAS fault condition to good condition	REGN=5V; ISINK applied on TS_BIAS pin	2	3.85	7	mA
ADC MEASUREMENT ACCURACY AND PERFORMANCE						

## 7.5 Electrical Characteristics (続き)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OVP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>ADC_CONV</sub>	Conversion-time, Each Measurement	ADC_SAMPLE = 00		30		ms
		ADC_SAMPLE = 01		15		ms
		ADC_SAMPLE = 10		7.5		ms
		ADC_SAMPLE = 11		3.75		ms
ADC <sub>RES</sub>	Effective Resolution	ADC_SAMPLE = 00	11	12		bits
		ADC_SAMPLE = 01	10	11		bits
		ADC_SAMPLE = 10	9	10		bits
		ADC_SAMPLE = 11	8	9		bits
ADC MEASUREMENT RANGE AND LSB						
IBUS_ADC	ADC Bus Current Reading	Range	−4		4	A
		LSB		2		mA
VBUS_ADC	ADC VBUS Voltage Reading	Range	0		18.00	V
		LSB		3.97		mV
VPMID_ADC	ADC PMID Voltage Reading	Range	0		18.00	V
		LSB		3.97		mV
VBAT_ADC	ADC BAT Voltage Reading	Range	0		5.572	V
		LSB		1.99		mV
VSYS_ADC	ADC SYS Voltage Reading	Range	0		5.572	V
		LSB		1.99		mV
IBAT_ADC	ADC BAT Current Reading	Range	−7.5		4.0	A
		LSB		4		mA
TS_ADC	ADC TS Voltage Reading	Range as a percent of REGN (−40 °C to 85 °C for 103AT)	20.9		83.2	%
	ADC TS Voltage Reading	LSB		0.0961		%
TDIE_ADC	ADC Die Temperature Reading	Range	−40		140	°C
		LSB		0.5		°C
I2C INTERFACE (SCL, SDA)						
V <sub>IH</sub>	Input high threshold level, SDA and SCL		0.78			V
V <sub>IL</sub>	Input low threshold level, SDA and SCL				0.42	V
V <sub>OL_SDA</sub>	Output low threshold level	Sink current = 5mA, 1.2V VDD			0.3	V
I <sub>BIAS</sub>	High-level leakage current	Pull up rail 1.8V			1	μA
C <sub>BUS</sub>	Capacitive load for each bus line				400	pF
LOGIC OUTPUT PIN (INT, STAT, PMID_GD)						
V <sub>OL</sub>	Output low threshold level	Sink current = 5mA			0.3	V
I <sub>OUT_BIAS</sub>	High-level leakage current	Pull up rail 1.8V			1	μA
LOGIC INPUT PIN (CE, QON)						
V <sub>IH_CE</sub>	Input high threshold level, /CE		0.78			V
V <sub>IL_CE</sub>	Input low threshold level, /CE				0.4	V
I <sub>IN_BIAS_CE</sub>	High-level leakage current, /CE	Pull up rail 1.8V			1	μA
V <sub>IH_QON</sub>	Input high threshold level, /QON		1.3			V
V <sub>IL_QON</sub>	Input low threshold level, /QON				0.4	V
V <sub>QON</sub>	Internal /QON pull up	/QON is pulled up internally.		5.0		V



## 7.5 Electrical Characteristics (続き)

$V_{VBUS\_UVLOZ} < V_{VBUS} < V_{VBUS\_OVP}$ ,  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , and  $T_J = 25^{\circ}\text{C}$  for typical values (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{QON}$	Internal /QON pull up resistance		250		k $\Omega$

## 7.6 Timing Requirements

PARAMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
VBUS / VBAT POWER UP						
t <sub>VBUS_OVP</sub>	VBUS OVP deglitch time to set VBUS_FAULT_STAT and VBUS_FAULT_FLAG		200			μs
t <sub>POORSRC</sub>	Bad adapter detection duration		30			ms
BATTERY CHARGER						
t <sub>TOP_OFF</sub>	Typical top-off timer accuracy	TOPOFF_TMR = 01	12	17	21	min
		TOPOFF_TMR = 10	24	35	41	min
		TOPOFF_TMR = 11	36	52	61	min
t <sub>SAFETY_TRKCHG</sub>	Charge safety timer accuracy in trickle charge		0.85	1.25	1.35	hr
t <sub>SAFETY_PRECHG</sub>	Charge safety timer accuracy in pre-charge	PRECHG_TMR = 0	1.75	2.5	2.75	hr
		PRECHG_TMR = 1	0.43	0.62	0.68	hr
t <sub>SAFETY</sub>	Charge safety timer accuracy in fast charge	CHG_TMR = 0	10.5	14.5	15.5	hr
		CHG_TMR = 1	21.0	28	31	hr
BATFET CONTROL						
t <sub>BATFET_DLY</sub>	Time after writing to BATFET_CTRL before BATFET turned off for ship mode or shutdown	BATFET_DLY = 1	12.5			s
		BATFET_DLY = 0	25			ms
t <sub>SM_EXIT</sub>	Deglitch time for QON to be pulled low in order to exit from Ship Mode		0.55	0.8	0.93	s
t <sub>QON_RST</sub>	Time QON is held low to initiate system power reset		9.0	12.5	14.5	s
t <sub>BATFET_RST</sub>	Duration that BATFET is disabled during system power reset		430			ms
I2C INTERFACE						
f <sub>SCL</sub>	SCL clock frequency	See Serial Interface section for more details.	1.0			MHz
DIGITAL CLOCK AND WATCHDOG						
t <sub>LP_WDT</sub>	Watchdog Reset time (EN_HIZ = 1, WATCHDOG = 11)		100	200		s
t <sub>WDT</sub>	Watchdog Reset time (EN_HIZ = 0, WATCHDOG = 11)		136	200		s

## 7.7 Typical Characteristics

$C_{VBUS} = 1\mu F$ ,  $C_{PMID} = 10\mu F$ ,  $C_{SYS} = 20\mu F$ ,  $C_{BAT} = 1\mu F$ ,  $L = 1\mu H$  (unless otherwise specified)




Figure 7-1. Charge Efficiency vs. Charge Current




Figure 7-2. System Light Load Efficiency vs. System Current




Figure 7-3. Boost Mode Efficiency vs. Boost Output Current




Figure 7-4. Charge Current Accuracy vs. ICHG Setting




Figure 7-5. Charge Voltage Accuracy vs. VREG Setting






Figure 7-6. System Load Regulation for SYSMIN and After Charge Done

## 7.7 Typical Characteristics (continued)

$C_{VBUS} = 1\mu\text{F}$ ,  $C_{PMID} = 10\mu\text{F}$ ,  $C_{SYS} = 20\mu\text{F}$ ,  $C_{BAT} = 1\mu\text{F}$ ,  $L = 1\mu\text{H}$  (unless otherwise specified)



7-7. Input Current Regulation Accuracy vs. IINDPM Setting




7-8. Boost Voltage Regulation Accuracy vs Boost Voltage Setting

## 8 Detailed Description

### 8.1 Overview

The BQ25628 and BQ25629 are highly-integrated 2-A switch-mode battery charger for single-cell Li-ion and Li-polymer batteries. The device includes input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), battery FET (BATFET, Q4), and bootstrap diode for the high-side gate driver.

## 8.2 Functional Block Diagram



**BQ25628 / 629  
Block Diagram**

## 8.3 Feature Description

### 8.3.1 Power-On-Reset (POR)

The BQ25628 and BQ25629 power internal bias circuits from the higher voltage of VBUS and BAT. When either voltage rises above its undervoltage lockout (UVLO) threshold, all registers are reset to their POR values and the I<sup>2</sup>C interface is enabled for communication. A non-maskable  $\overline{\text{INT}}$  pulse is generated, after which the host can access all of the registers.

### 8.3.2 Device Power Up from Battery

If only the battery is present and the VBAT is above depletion threshold ( $V_{\text{BAT\_UVLOZ}}$ ), the BQ25628 and BQ25629 perform a power-on reset then turns on the BATFET to connect the battery to system. The REGN LDO output remains off to minimize the quiescent current. The low RDSON of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

### 8.3.3 Device Power Up from Input Source

When a valid input source is plugged in with  $\text{VBAT} < V_{\text{BAT\_UVLOZ}}$ , the BQ25628 and BQ25629 perform a power-on reset then checks the input source voltage to turn on the REGN LDO and all the bias circuits. It detects and sets the input current limit before the buck converter is started. The power up sequence from input source is as listed:

1. REGN LDO power up (セクション 8.3.3.1)
2. Poor source qualification (セクション 8.3.3.2)
3. Input voltage limit threshold setting (セクション 8.3.3.5)
4. Converter power-up (セクション 8.3.3.6)

#### 8.3.3.1 REGN LDO Power Up

The REGN LDO regulator supplies internal bias circuits as well as the HSFET and LSFET gate drive. The REGN LDO also provides bias rail to TS external resistors. The pull-up rail of STAT can be connected to REGN as well. The REGN is enabled when all the below conditions are valid:

- VBUS above  $V_{\text{VBUS\_UVLOZ}}$
- VBUS above  $V_{\text{BAT}} + V_{\text{SLEEPZ}}$
- $\text{EN\_HIZ} = 0$
- After 220-ms delay is completed

If any one of the above conditions is not valid, the REGN LDO and the converter power stage remain off with the converter disabled. In this state, the battery supplies power to the system.

#### 8.3.3.2 Poor Source Qualification

After the REGN LDO powers up, the device checks the current capability of the input source. The input source has to meet the following requirements in order to move forward to the next power on steps.

1. VBUS voltage below  $V_{\text{VBUS\_OVP}}$
2. VBUS voltage above  $V_{\text{POORSRC}}$  when pulling  $I_{\text{POORSRC}}$

Once these conditions are met, the device proceeds to input source type detection.

#### 8.3.3.3 D+/D– Detection Sets Input Current Limit (BQ25629)

After the REGN LDO is powered, the adapter has been qualified as a good source, and  $\text{AUTO\_INDET\_EN}$  bit = 1 (POR default), BQ25629 runs input source detection through D+/D– lines to detect USB Battery Charging Specification 1.2 (BC1.2) input sources (CDP / SDP / DCP) and non-standard adapters. The detection algorithm runs automatically each time that VBUS is plugged in, updating the IINDPM according to 表 8-2. If  $\text{AUTO\_INDET\_EN} = 0$ , the detection algorithm is not run and IINDPM remains unchanged. The host can force the detection algorithm to run and update IINDPM by setting  $\text{FORCE\_INDET}$  to 1.

The USB BC1.2 is able to identify Standard Downstream Port (SDP), Charging Downstream Port (CDP), and Dedicated Charging Port (DCP). When the Data Contact Detection (DCD) timer of 500ms is expired, the non-standard adapter detection is applied to set the input current limit.

The secondary detection is used to distinguish two types of charging ports (CDP and DCP). Most of the time, a CDP requires the portable device (such as smart phone, tablet) to send back an enumeration within 2.5 seconds of CDP plug-in. Otherwise, the port reverts back to SDP even though the D+/D- detection indicates CDP.

Upon the completion of input source type detection, the following registers are changed:

1. Input Current Limit (IINDPM) register is changed to set current limit
2. VBUS\_STAT bits are updated to indicate the detected input source type

After detection completes, the host can over-write the IINDPM register to change the input current limit if needed.




図 8-1. D+/D- Detection Flow

If DCP is detected (VBUS\_STAT = 011), BQ25629 turns on  $V_{D+D-0p6V\_SRC}$  on D+ if EN\_DCP\_BIAS is set to 1. Setting EN\_DCP\_BIAS to 0 while VBUS\_STAT = 011 disables the  $V_{D+D-0p6V\_SRC}$  on D+ pin, and setting EN\_DCP\_BIAS to 1 while VBUS\_STAT = 011 enables the  $V_{D+D-0p6V\_SRC}$  on D+ pin. The EN\_HIZ bit has priority over EN\_DCP\_BIAS.

The non-standard detection is used to distinguish vendor specific adapters based on their unique dividers on the D+/D- pins. Comparators detect the voltage applied on each pin and determine the input current limit according to 表 8-1.

表 8-1. Non-Standard Adapter Detection

NON-STANDARD ADAPTER	D+ THRESHOLD	D- THRESHOLD	INPUT CURRENT LIMIT (A)
Divider 1	$V_{D+}$ within $V_{D+D-2p0}$	$V_{D-}$ within $V_{D+D-2p8}$	1
Divider 2	$V_{D+}$ within $V_{D+D-2p8}$	$V_{D-}$ within $V_{D+D-2p0}$	2.1
Divider 3	$V_{D+}$ within $V_{D+D-2p8}$	$V_{D-}$ within $V_{D+D-2p8}$	2.4

表 8-2. Input Current Limit Setting from D+/D- Detection

D+/D- DETECTION	INPUT CURRENT LIMIT (IINLIM)	VBUS_STAT
USB SDP (USB500)	500 mA	0x1
USB CDP	1.5 A	0x2
USB DCP	1.5 A	0x3
Divider 1	1 A	0x5
Divider 2	2.1 A	0x5
Divider 3	2.4 A	0x5



**表 8-2. Input Current Limit Setting from D+/D– Detection (続き)**

D+/D– DETECTION	INPUT CURRENT LIMIT (IINLIM)	VBUS_STAT
Unknown 5-V Adapter	500mA	0x4

#### 8.3.3.4 ILIM Pin (BQ25628 Only)

The ILIM pin clamps the input current limit to  $IINREG = K_{ILIM} / R_{ILIM}$ , where  $R_{ILIM}$  is connected from the ILIM pin to GND. The ILIM pin can be used to limit the input current limit from 100 mA - 3.2 A. The input current is limited to the lower of the two values set by the ILIM pin and IINDPM register bits. The ILIM pin can also be used to monitor input current. The input current is proportional to the voltage on the ILIM pin and can be calculated by  $IIN = (K_{ILIM} \times V_{ILIM}) / (R_{ILIM} \times 0.8)$ . The ILIM pin function is disabled when the EN\_EXTILIM bit is set to 0. In BQ25628, if the ILIM pin voltage exceeds  $V_{ILIM\_OCP}$  (900mV), the device detects input over current. The converter drives PMID\_GD high and clears the OTG\_FAULT\_STAT bit to 0.

An RC filter in parallel with  $R_{ILIM}$  is required when the input current setting on the ILIM pin is either:

- below 400 mA or
- above 2 A when using a 2.2-μH inductor

The value for the RC filter is 1.2 kΩ and 330 nF, respectively.

#### 8.3.3.5 Input Voltage Limit Threshold Setting (VINDPM Threshold)

The BQ25628 and BQ25629 support a wide range of input voltage limit (3.8 V – 16.8 V). Its POR default VINDPM threshold is set at 4.6 V. The BQ25628 and BQ25629 also support dynamic VINDPM tracking, which tracks the battery voltage to ensure a sufficient margin between input and battery voltages for proper operation of the buck converter. This function is enabled via the VINDPM\_BAT\_TRACK register bit. When enabled, the actual input voltage limit is the higher of the VINDPM register or  $V_{INDPM\_BAT\_TRACK}$  (VBAT + 400-mV typical offset.)

#### 8.3.3.6 Converter Power-Up

After the input current and voltage limits are set, the converter is enabled and the HSFET and LSFET start switching. If battery charging is disabled, the BATFET turns off. Otherwise, the BATFET stays on to charge the battery. Converter startup requires the following conditions:

- VBUS has passed poor source qualification (refer to [セクション 8.3.3.2](#))
- $VBUS > V_{BAT} + V_{SLEEPZ}$
- $V_{VBUS} < V_{VBUS\_OVP}$
- $EN\_HIZ = 0$
- $V_{SYS} < V_{SYS\_OVP}$
- $T_J < T_{SHUT}$

The BQ25628 and BQ25629 provide soft start when the system rail is ramped up by setting IINDPM to its lowest programmable value and stepping up through each available setting until reaching the value set by IINDPM register. Concurrently, the system short protection limits the output current to approximately 0.5 A when the system rail is below  $V_{SYS\_SHORT}$ .

The device uses a highly efficient 1.5-MHz, fixed frequency pulse width modulated (PWM) step-down switching regulator. The internally compensated feedback loop keep tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current and temperature, simplifying output filter design.

The device switches to pulse frequency modulation (PFM) control at light load condition. The PFM\_FWD\_DIS and PFM\_OTG\_DIS bit can be used to disable the PFM operation in buck and boost respectively.

#### 8.3.4 Power Path Management

The BQ25628 accommodate a wide range of input sources from a USB, wall adapter, wireless charger, to car charger. They provide automatic power path selection to supply the system from an input source, battery, or both.

#### 8.3.4.1 Narrow VDC Architecture

The BQ25628 use the Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum system voltage is set by VSYSMIN register setting. Even with a fully depleted battery, the system is regulated to the minimum system voltage. If charging is enabled, the BATFET operates in linear mode (LDO mode). The default minimum system voltage at POR is 3.52 V.

As the battery voltage rises above the minimum system voltage, the BATFET is turned fully on. When battery charging is disabled and  $V_{BAT}$  is above the minimum system voltage setting, or charging is terminated, the system is regulated 50 mV (typical) above battery voltage.

#### 8.3.4.2 Dynamic Power Management

To meet the USB maximum current limit and avoid overloading the adapter, the device features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. When the input source is overloaded, either the current exceeds the input current limit (IINDPM) or the voltage falls below the input voltage limit (VINDPM). The device then reduces the charge current until the input current falls below the input current limit and the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage by  $V_{SUPP}$ , the device automatically enters the supplement mode where the BATFET turns on and the battery starts discharging so that the system is supported from both the input source and battery.

#### 8.3.4.3 High Impedance Mode

The host may place the BQ25628 into high impedance mode by writing EN\_HIZ = 1. In high impedance mode, RBFET (Q1), HSFET (Q2) and LSFET (Q3) are turned off. The RBFET and HSFET block current flow to and from VBUS, putting the VBUS pin into a high impedance state. The BATFET (Q4) is turned on to connect the BAT to SYS. During high impedance mode, REGN is disabled and the digital clock is slowed to conserve power.

BQ25628 drives PMID\_GD low in high-impedance mode.

### 8.3.5 Battery Charging Management

The BQ25628 and BQ25629 charge a 1-cell Li-Ion battery with up to a 2.0-A charge current. The 15-mΩ BATFET improves charging efficiency and minimizes the voltage drop during discharging.

#### 8.3.5.1 Autonomous Charging Cycle

When battery charging is enabled (EN\_CHG bit = 1 and  $\overline{CE}$  pin is LOW), the BQ25628 and BQ25629 autonomously complete a charging cycle without host involvement. The device default charging parameters are listed in 表 8-3. The host can always control the charging operations and optimize the charging parameters by writing to the corresponding registers through I<sup>2</sup>C.

**表 8-3. Charging Parameter Default Setting**

	VREG	VRECHG	ITRICKLE	IPRECHG	ICHG	ITERM	TOPOFF TIMER
BQ25628	4.2 V	VREG - 100 mV	10 mA	30 mA	320 mA	20 mA	Disabled
BQ25629	4.2 V	VREG - 100 mV	10 mA	30 mA	320 mA	20 mA	Disabled

A new charge cycle starts when the following conditions are valid:

- Converter starts per the conditions in [セクション 8.3.3.6](#)
- EN\_CHG = 1
- $\overline{CE}$  pin is low
- No thermistor fault on TS
- No safety timer fault

The BQ25628 and BQ25629 automatically terminate the charging cycle when the charging current is below termination threshold, battery voltage is above recharge threshold, and device not is in DPM or thermal

regulation. When a fully charged battery is discharged below VRECHG, the device automatically starts a new charging cycle. After charging terminates, toggling CE pin or EN\_CHG bit also initiates a new charging cycle.

The STAT output indicates the charging status. Refer to [セクション 8.3.8.2](#) for details of STAT pin operation. In addition, the status register (CHG\_STAT) indicates the different charging phases: 00-charging disabled or terminated, 01-constant current, 10 constant voltage, 11-topoff charging.

### 8.3.5.2 Battery Charging Profile

The BQ25628 and BQ25629 charge the battery in five phases: trickle charge, pre-charge, constant current, constant voltage and an optional top-off charging phase. At the beginning of a charging cycle, the device checks the battery voltage and regulates current and voltage accordingly.




図 8-2. Battery Charging Profile

### 8.3.5.3 Charging Termination

The BQ25628 and BQ25629 terminate a charge cycle when the battery voltage is above recharge threshold, and the current is below ITERM. To avoid early termination, the BQ25628 and BQ25629 do not terminate while IINDPM, VINDPM or thermal regulation loops are active. After the charging cycle is completed, the BATFET turns off. The converter keeps running to power the system, and the BATFET can turn on again to engage supplement mode. Termination can be permanently disabled by writing 0 to EN\_TERM bit prior to charge termination.

At low termination currents, due to the comparator offset, the actual termination current may be 10 mA to 20 mA higher than the termination target. In order to compensate for comparator offset, a programmable top-off timer can be applied after termination is detected. The top-off timer follows safety timer constraints, such that if the safety timers suspend, so does the top-off timer. Similarly, if the safety timers count at half-clock rate, so does the top-off timer. Refer to [セクション 8.3.5.5](#) for the list of conditions. The host can read CHG\_STAT to find out the termination status.

Top-off timer gets reset by any of the following conditions:

1. Charging cycle stop and restart (toggle CE pin, toggle EN\_CHG bit, charged battery falls below recharge threshold or adapter removed and replugged)
2. Termination status low to high
3. REG\_RST register bit is set

The top-off timer settings are read in after is detected by the charger. Programming a top-off timer value after termination has no effect unless a recharge cycle is initiated. CHG\_FLAG is set to 1 when entering top-off timer segment and again when the top-off timer expires.

### 8.3.5.4 Thermistor Qualification

The BQ25628 and BQ25629 provide a single thermistor input for battery temperature monitoring. The TS pin input of the battery temperature can be ignored by the charger if TS\_IGNORE = 1. When the TS pin feedback is ignored, the charger considers the TS to always be valid for charging mode and OTG mode, and TS\_STAT always reports 000. The TS pin may be left floating if TS\_IGNORE is set to 1.

When TS\_IGNORE=1, the TS\_ADC channel is disabled, with TS\_ADC\_DIS forced to 1; Attempting to write to 0 is ignored.

When TS\_IGNORE = 0, the charger adjusts the charging profile based on the TS pin feedback information according to the configurable profile described in セクション 8.3.5.4.1. When the battery temperature crosses from one temperature range to another, TS\_STAT is updated accordingly, and the charger sets the FLAG bit for the newly-entered temperature range. If TS\_MASK is set to 0, any change to TS\_STAT, including a transition to TS\_NORMAL, generates an INT pulse.

#### 8.3.5.4.1 Advanced Temperature Profile in Charge Mode

To improve the safety of charging Li-ion batteries, JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges. As battery technology continues to evolve, battery manufacturers have released temperature safety specifications that extend beyond the JEITA standard. The BQ25628 and BQ25629 feature a highly flexible temperature-based charging profile to meet these advanced specifications while remaining backwards compatible with the original JEITA standard. 図 8-3 shows the programmability for charger behavior under different battery temperature (TS) operating regions.





図 8-3. TS Charging Values

Charging safety timer is adjusted within the temperature zones to reflect changes to the charging current. When IPRECHG and ICHG are reduced to 20% or 40% in the cool or warm temperature zones, the charging safety timer counts at half rate. If charging is suspended, the safety timer is suspended, the STAT pin blinks and CHG\_STAT is set to 00 (not charging or charge terminated.)

#### 8.3.5.4.2 TS Pin Thermistor Configuration

The typical TS resistor network is illustrated below.



**図 8-4. TS Resistor Network**

The value of RT1 and RT2 are determined from the resistance of the thermistor at 0 and 60°C ( $R_{TH_{0degC}}$  and  $R_{TH_{60degC}}$ ) and the corresponding voltage thresholds  $V_{TS_{0degC}}$  and  $V_{TS_{60degC}}$  (expressed as percentage of REGN with value between 0 and 1). For the most accurate thermistor curve fitting, use the rising threshold for  $V_{TS_{COLD}}$  at 0°C and the falling threshold for  $V_{TS_{HOT}}$  at 60°C, regardless of the actual register settings for TS\_TH1\_TH2\_TH3 and TS\_TH4\_TH5\_TH6.

$$RT2 = \frac{R_{TH_{0degC}} \times R_{TH_{60degC}} \times \left( \frac{1}{V_{TS_{0degC}}} - \frac{1}{V_{TS_{60degC}}} \right)}{R_{TH_{60degC}} \times \left( \frac{1}{V_{TS_{60degC}}} - 1 \right) - R_{TH_{0degC}} \times \left( \frac{1}{V_{TS_{0degC}}} - 1 \right)} \quad (1)$$

$$RT1 = \frac{\frac{1}{V_{TS_{0degC}}} - 1}{\frac{1}{RT2} + \frac{1}{R_{TH_{0degC}}}} \quad (2)$$

Assuming a 103AT NTC thermistor on the battery pack, the RT1 and RT2 are calculated to be 5.23 kΩ and 30.1 kΩ respectively.


If the thermistor is biased from TS\_BIAS, the maximum current should be checked against  $I_{TS\_BIAS\_FAULT}$ . For the worst-case condition of thermistor at 0-Ω impedance (very hot), the bias current is :

$$I_{BIAS\_MAX} = \frac{V_{REGN}}{RT1} \quad (3)$$

For 5.30-kΩ RT1, this has a maximum  $I_{BIAS}$  of 0.94 mA, which is well below the minimum  $I_{TS\_BIAS\_FAULT}$  threshold. The 103AT NTC thermistor is the recommended thermistor and has 10-kΩ nominal impedance. Using a lower impedance thermistor will change the value of R1 and may produce a bias current that exceeds the TS\_BIAS pin fault threshold. TS\_STAT[2:0] is set to 111.

#### 8.3.5.4.3 Cold/Hot Temperature Window in OTG Mode

For battery protection during boost OTG and bypass OTG modes, BQ25628 and BQ25629 monitor the battery temperature to be within the TS\_TH\_OTG\_COLD to TS\_TH\_OTG\_HOT register settings. For a 103AT NTC thermistor with RT1 of 5.23 kΩ and RT2 of 30.1 kΩ, TS\_TH\_OTG\_COLD default is -10°C and TS\_TH\_OTG\_HOT default is 60°C. When temperature is outside of this range, the OTG mode is suspended with REGN remaining on. In addition, VBUS\_STAT bits are set to 000, TS\_STAT is set to 001 (TS\_OTG\_COLD) or 010 (TS\_OTG\_HOT), and TS\_FLAG is set. In bypass OTG, PMID\_GD drives low and the HSFET is disabled. Once the battery temperature returns to normal temperature, the boost OTG or bypass OTG is restarted and TS\_STAT returns to 000 (TS\_NORMAL).



**図 8-5. TS Pin Thermistor Sense Threshold in Boost Mode**

#### 8.3.5.4.4 JEITA Charge Rate Scaling

The TS\_ISET\_PRECOOL, TS\_ISET\_COOL, TS\_ISET\_PREWARM and TS\_ISET\_WARM cool and warm charge current fold backs are based on a 1C charging rate. The 1C rate is the battery capacity in mA-hours divided by 1 hour, so that a 500 mA-hour battery would have a 1C charging rate of 500 mA. The same battery would have a 2C charging rate of 1,000 mA. In order to convert the charging foldback, the host must set the CHG\_RATE register to the C rate for the battery. This scales the foldback accordingly.

When TS\_ISET\_PRECOOL, TS\_ISET\_COOL, TS\_ISET\_PREWARM or TS\_ISET\_WARM is set to either 00 (suspend) or 11 (unchanged), the CHG\_RATE setting has no effect. A summary is provided in 表 8-4.

**表 8-4. ICHG Fold Back**

TS_ISET_PRECOOL, TS_ISET_COOL, TS_ISET_PREWARM or TS_ISET_WARM	CHG_RATE	FOLD-BACK CURRENT AS PERCENTAGE OF ICHG
00	Any	0% (Suspended)
01 (20%)	00 (1C)	20%
	01 (2C)	10%
	10 (4C)	5%
	11 (6C)	3.3%
10 (40%)	00 (1C)	40%
	01 (2C)	20%
	10 (4C)	10%
	11 (6C)	6.6%
11	Any	100%

#### 8.3.5.4.5 TS\_BIAS Pin

The BQ25628 has the TS\_BIAS pin to isolate the battery temperature sensing thermistor and associated resistor-divider from REGN. The 103AT thermistor with typical resistor-divider network requires about 400  $\mu$ A to bias. The BQ25628 provides the TS\_BIAS pin, which is internally connected to the REGN LDO via a back-to-back MOSFET switch. When no temperature measurement is being taken, the switch is disabled to disconnect the thermistor and resistor-divider from the REGN LDO, saving the 400- $\mu$ A bias current from being expended unnecessarily.

The TS\_BIAS pin has short-circuit protection. If a short is detected on the TS\_BIAS pin, the switch is disabled to disconnect the short from REGN. If this condition occurs, TS\_STAT register is set to 0x3. Charging and OTG modes are suspended until the short is removed.

### 8.3.5.5 Charging Safety Timers

The BQ25628 and BQ25629 have three built-in safety timers to prevent extended charging cycle due to abnormal battery conditions. The fast charge safety timer and pre-charge safety timers are set through I<sup>2</sup>C CHG\_TMR and PRECHG\_TMR fields, respectively. The trickle charge timer is fixed at 1 hour.

The trickle charging, pre-charging and fast charging safety timers can be disabled by setting EN\_SAFETY\_TMRS = 0. EN\_SAFETY\_TMRS can be enabled anytime regardless of which charging stage the charger is in. Each timer starts to count as soon as the following two conditions are simultaneously true: EN\_SAFETY\_TMRS=1 and the corresponding charging stage is active.

When either the fast charging, trickle charging or pre-charging safety timer expires, the SAFETY\_TMR\_STAT and SAFETY\_TMR\_FLAG bits are set to 1.

Events that cause a reduction in charging current also cause the charging safety timer to count at half-clock rate if TMR2X\_EN bit is set.

During faults which suspend charging, the charge, pre-charge and trickle safety timers are also suspended, regardless of the state of the TMR2X\_EN bit. Once the fault goes away, charging resumes and the safety timer resumes from where it stopped.

The charging safety timer and the charging termination can be disabled at the same time. Under this condition, the charging keeps running until it is disabled by the host.

### 8.3.6 USB On-The-Go (OTG)

#### 8.3.6.1 Boost OTG Mode

BQ25628 and BQ25629 support boost converter operation to deliver power from the battery to PMID. The output voltage is set in VOTG. VBUS\_STAT is set to 111 upon a successful entry into boost OTG. The boost operation is enabled when the following conditions are met:

1. BAT above  $V_{BAT\_OTG}$
2. VBUS less than  $V_{BAT}+V_{SLEEP}$
3. Boost mode operation is enabled (EN\_OTG = 1)
4.  $V_{TS\_OTG\_HOT} < V_{TS} < V_{TS\_OTG\_COLD}$
5.  $V_{REGN} > V_{REGN\_OK}$
6. 30 ms delay after EN\_OTG = 1
7. Boost mode regulation voltage in REG0x0C is greater than 105% of battery voltage.

#### 8.3.6.2 Bypass OTG Mode

In addition to boost OTG mode, the BQ25628 and BQ25629 provide bypass mode to directly connect the battery to PMID pin through BATFET and HSFET. The low impedance path in bypass mode achieves the highest efficiency when powering up external accessories, and maximizes the battery run time. During bypass OTG mode, the status register VBUS\_STAT is set to 111.

Bypass OTG mode is entered when:

- $V_{BAT} > V_{BAT\_OTG}$
- $V_{VBUS} < V_{BAT}+V_{SLEEP}$
- OTG mode has been enabled (EN\_OTG=1) and bypass mode is enabled (EN\_BYPASS\_OTG=1).
- $V_{TS\_OTG\_HOT} < V_{TS} < V_{TS\_OTG\_COLD}$
- $V_{REGN} > V_{REGN\_OK}$
- 30 ms delay after EN\_OTG = EN\_BYPASS\_OTG = 1, bypass OTG is enabled by turning on HSFET and BATFET.

Any of the following conditions will exit from bypass OTG. Unless otherwise indicated, exit from bypass mode leads into battery-only mode by setting EN\_OTG = EN\_BYPASS\_OTG = 0:

- OTG mode is disabled (EN\_OTG=0)



- Bypass OTG mode is disabled ( $\text{EN\_BYPASS\_OTG} = 0$ ) will cause exit into boost OTG mode if  $\text{EN\_OTG}$  remains at 1.
- Entry into shutdown, ship mode or system power reset will exit from bypass OTG by setting  $\text{EN\_OTG} = \text{EN\_BYPASS\_OTG} = 0$  and then enter into shutdown, ship mode or system power reset as selected.

BQ25628 and BQ25629 can be configured to automatically transition between charging mode and bypass OTG mode by setting  $\text{EN\_CHG} = 1$ ,  $\text{EN\_OTG} = 1$  and  $\text{EN\_BYPASS\_OTG} = 1$ . When the adapter plugs in, and all conditions to start a new charge cycle are valid, the device automatically transitions to charging mode. If the adapter is removed and bypass enable conditions are valid, the device automatically transitions to bypass OTG mode to power the accessories connected to PMID.

### 8.3.6.3 PMID Voltage Indicator (PMID\_GD)

In BQ25628 and BQ25629, accessory devices can be connected to charger PMID pin to get power either from the adapter through Q1 direct path or from battery boost mode. An optional external PMOS FET can be placed between the PMID pin and accessory input to disconnect the power path during over-current and over-voltage conditions. PMID\_GD is used to drive this external PMOS FET through an inverter. PMID\_GD HIGH turns on an inverter to pull the PMOS FET gate low to turn on PMOS FET, and PMID\_GD LOW turns off the PMOS FET.

Upon adapter plug-in, PMID\_GD goes from LOW to HIGH when VBUS rises above  $V_{\text{BAT}}$  but below  $V_{\text{PMID\_OVP}}$  and passes poor source detection. An adapter voltage that is greater than  $V_{\text{PMID\_OVP}}$  but less than  $V_{\text{VBUS\_OVP}}$  will drive PMID\_GD low, but will charge the battery if all other conditions are valid. In this state, the external PMOS FET will stay off to protect the accessory from over-voltage fault.

When the adapter is removed, PMID\_GD goes LOW before battery boost mode starts. In battery boost mode, the device regulates PMID voltage to the VOTG register setting as a stable power supply to the accessory devices. PMID\_GOOD goes from LOW to HIGH when PMID voltage rises above  $V_{\text{OTG\_UVPZ}}$ . Once PMID voltage is out of this range, PMID\_GOOD goes LOW to disconnect the accessory device from PMID. During boost mode, any of the conditions to exit boost mode will also drive PMID\_GD from HIGH to LOW. See [セクション 8.3.6.1](#) for a list of these conditions.

If the device enters bypass OTG mode, the PMID\_GD goes from LOW to HIGH when HSFET (Q2) is enabled. During bypass OTG mode, any conditions to exit will also drive PMID\_GD from HIGH to LOW. See [セクション 8.3.6.2](#) for a list of these conditions.

### 8.3.7 Integrated 12-Bit ADC for Monitoring

The BQ25628 and BQ25629 provide an integrated 12-bit ADC for the host to monitor various system parameters.

To enable the ADC, the ADC\_EN bit must be set to '1'. The ADC is disabled by default ( $\text{ADC\_EN} = 0$ ) to conserve power. The ADC is allowed to operate if either  $\text{VBUS} > \text{VPOORSRC}$  or  $\text{VBAT} > \text{VBAT\_LOWV}$  is valid. If ADC\_EN is set to '1' before VBUS or VBAT reach their respective valid thresholds, then ADC\_EN stays '0'. When the charger enters HIZ mode, the ADC is temporarily suspended.

At battery only condition, if the TS\_ADC channel is enabled, the ADC only operates when the battery voltage is higher than 3.2 V (the minimal value to turn on REGN), otherwise, the ADC operates when the battery voltage is higher than  $V_{\text{BAT\_LOWV}}$ .


The ADC\_DONE\_STAT, ADC\_DONE\_FLAG bits are set when a conversion is complete in one-shot mode only. During continuous conversion mode, the ADC\_DONE\_STAT, ADC\_DONE\_FLAG bits have no meaning and remain at 0. In one-shot mode, the ADC\_EN bit is set to 0 at the completion of the conversion, at the same time as the ADC\_DONE\_FLAG bit is set. In continuous mode, the ADC\_EN bit remains at 1 until the user disables the ADC by setting it to 0.

### 8.3.8 Status Outputs (STAT, $\overline{\text{INT}}$ )

#### 8.3.8.1 Interrupts and Status, Flag and Mask Bits

The device incorporates an interrupt pin ( $\overline{\text{INT}}$ ) to inform a host microcontroller of status changes without requiring microcontroller polling. Each reported event has a status field, a flag bit and a mask bit. The status field

reports the status at the time that it is read. The flag bit is latched and, once set to 1, will remain at 1 until the host reads the bit, which will clear it to 0. The mask bit determines whether or not an interrupt pulse will be generated when the flag bit is set.



**図 8-6. Relationship Between STAT, FLAG, and MASK**

The flag bit is set upon certain transitions of the status field. These transitions also generate an  $\overline{\text{INT}}$  pulse if the associated mask bit is set to 0. Because the  $\overline{\text{INT}}$  is generated from the status field transition and not the flag bit, an  $\overline{\text{INT}}$  pulse is sent to the host even if the associated flag is already set to 1 when the status transition occurs. Details of this behavior are shown in 図 8-6.

The default behavior is to generate a 256- $\mu\text{s}$   $\overline{\text{INT}}$  pulse when any flag bit is set to 1. These pulses may be masked out on a flag-by-flag basis by setting a flag's mask bit to 1. Setting the mask bit does not affect the transition of the flag bit from 0 to 1, only the generation of the 256- $\mu\text{s}$   $\overline{\text{INT}}$  pulse.

### 8.3.8.2 Charging Status Indicator (STAT)

The BQ25628 indicates charging state on the open drain STAT pin. The STAT pin can drive an LED. The STAT pin function can be disabled via the DIS\_STAT bit.

**表 8-5. STAT Pin State**

CHARGING STATE	STAT INDICATOR
Charging in progress (including recharge)	LOW
Not charging, no fault detected. (Includes charging complete, Charge Disabled, no adapter present, in OTG mode.)	HIGH
Charge suspend	Blinking at 1 Hz

### 8.3.8.3 Interrupt to Host ( $\overline{\text{INT}}$ )

In many applications, the host does not continually poll the charger status registers. Instead, the INT pin may be used to notify the host of a status change with a 256- $\mu\text{s}$   $\overline{\text{INT}}$  pulse. Upon receiving the interrupt pulse, the host may read the flag registers (Charger\_Flag\_X and FAULT\_Flag\_X) to determine the event that caused the interrupt, and for each flagged event, read the corresponding status registers (Charger\_Status\_X and FAULT\_Status\_X) to determine the current state. Once set to 1, the flag bits remain latched at 1 until they are read by the host, which clears them. The status bits, however, are updated whenever there is a change to status and always represent the current state of the system.

All of the  $\overline{\text{INT}}$  events can be masked off to prevent  $\overline{\text{INT}}$  pulses from being sent out when they occur, with the exception of the initial power-up interrupt. Interrupt events are masked by setting their mask bit in registers (Charger\_Mask\_X and FAULT\_Mask\_X). Events always cause the corresponding flag bit to be set to 1, regardless of whether or not the interrupt pulse has been masked.

### 8.3.9 BATFET Control

The BQ25628 and BQ25629 have an integrated, bi-directionally blocking BATFET that can be turned off to remove leakage current from the battery to the system. The BATFET is controlled by the BATFET\_CTRL register bits, and supports shutdown mode, ship mode and system power reset.

表 8-6. BATFET Control Modes

MODE	BATFET	I <sup>2</sup> C	ENTRY, NO ADAPTER	ENTRY, WITH ADAPTER, BATFET_CTRL_WVBUS = 0	ENTRY, WITH ADAPTER, BATFET_CTRL_WVBUS = 1	EXIT
Normal	On	Active	N/A	N/A	N/A	N/A
Ship mode	Off	Off	Writing BATFET_CTRL = 10 turns off BATFET after BATFET_DLY and enters ship mode.	Writing BATFET_CTRL = 10 has no effect while adapter is present. When both BATFET_DLY has expired and the adapter is removed, the device turns off BATFET and enters ship mode. Writing BATFET_CTRL = 00 before adapter is removed aborts ship mode.	Writing BATFET_CTRL = 10 turns off BATFET after BATFET_DLY. When both BATFET_DLY has expired and adapter is removed, the device enters ship mode. Writing BATFET_CTRL = 00 before adapter is removed turns BATFET on and aborts ship mode.	$\overline{QON}$ or adapter plug-in
System reset	On to Off to On	Active	Writing BATFET_CTRL = 11 initiates system reset after BATFET_DLY. Holding $\overline{QON}$ low for $t_{QON\_RST}$ initiates immediate reset (BATFET_DLY is not applied.)	Writing BATFET_CTRL = 11 is ignored and BATFET_CTRL resets to 00. Holding $\overline{QON}$ low for $t_{QON\_RST}$ is ignored.	Writing BATFET_CTRL = 11 initiates system reset after BATFET_DLY. Holding $\overline{QON}$ low for $t_{QON\_RST}$ initiates immediate reset. Converter is placed in HIZ during system reset and exits HIZ when system reset completes.	N/A
Shutdown mode	Off	Off	Writing BATFET_CTRL = 01 turns off BATFET after BATFET_DLY and enters shutdown.	Writing BATFET_CTRL = 01 with adapter present is ignored, regardless of BATFET_CTRL_WVBUS setting, and BATFET_CTRL is reset to 00.		Adapter plug-in

### 8.3.9.1 Shutdown Mode

For the lowest battery leakage current, the host can shut down the BQ25628 and BQ25629 by setting the register bits BATFET\_CTRL to 01. In this mode, the BATFET is turned off to prevent the battery from powering the system, the I<sup>2</sup>C is disabled and the charger is totally shut down. The BQ25628 and BQ25629 can only be woken up by plugging in an adapter. When the adapter is plugged in, the BQ25628 and BQ25629 start back up with all register settings in their POR default.

After the host sets BATFET\_CTRL to 01, the BATFET turns off after waiting either 25 ms or 12.5 s as configured by BATFET\_DLY register bit. Shutdown mode can only be entered when  $V_{VBUS} < V_{VBUS\_UVLO}$ , regardless of the BATFET\_CTRL\_WVBUS setting, which has no effect on shutdown mode entry. If the host writes BATFET\_CTRL = 01 with  $V_{VBUS} > V_{VBUS\_UVLO}$ , the request is ignored and the BATFET\_CTRL bits are set back to 00.

If the host writes BATFET\_CTRL to 01 while boost OTG or bypass OTG is active, the BQ25628 and BQ25629 first exit from boost OTG by setting EN\_OTG = 0 or exits from bypass OTG by setting EN\_OTG = EN\_BYPASS\_OTG = 0 and then enters shutdown mode.

$\overline{QON}$  has no effect during shutdown mode. The internal pull-up on the  $\overline{QON}$  pin is disabled during shutdown to prevent leakage through the pin.

### 8.3.9.2 Ship Mode

The host may place the BQ25628 and BQ25629 into ship mode by setting  $BATFET\_CTRL = 10$ . In ship mode, the BATFET is turned off to prevent the battery from powering the system, and the I<sup>2</sup>C is disabled. Ship mode has slightly higher quiescent current than shutdown mode, but  $\overline{QON}$  may be used to exit from ship mode. The BQ25628 and BQ25629 are taken out of ship mode by either of these methods:

- Pulling the  $\overline{QON}$  pin low for  $t_{SM\_EXIT}$
- $V_{VBUS} > V_{VBUS\_UVLOZ}$  (adapter plug-in)


When the BQ25628 and BQ25629 exit from ship mode, the registers are reset to their POR values.

Ship mode is only entered when the adapter is not present. Setting  $BATFET\_CTRL = 10$  while  $V_{VBUS} > V_{VBUS\_UVLOZ}$  (adapter present) either disables the BATFET or has no immediate effect depending on the setting of  $BATFET\_CTRL\_WVBUS$ .

### 8.3.9.3 System Power Reset

The BATFET functions as a load switch between battery and system when the converter is not running. By changing the state of BATFET from on to off, systems connected to SYS can be power cycled. Any of the following conditions initiates a system power reset:

- $BATFET\_CTRL\_WVBUS = 1$  and  $\overline{QON}$  is pulled low for  $t_{QON\_RST}$
- $BATFET\_CTRL\_WVBUS = 1$  and  $BATFET\_CTRL = 11$
- $BATFET\_CTRL\_WVBUS = 0$  and  $V_{BUS} < V_{VBUS\_UVLO}$  simultaneously with  $\overline{QON}$  pulled low for  $t_{QON\_RST}$
- $BATFET\_CTRL\_WVBUS = 0$  and  $V_{BUS} < V_{VBUS\_UVLO}$  and  $BATFET\_CTRL = 11$



**8-7. System Power Reset Timing**

When  $BATFET\_CTRL\_WVBUS$  is set to 1, system power reset proceeds if either  $BATFET\_CTRL$  is set to 11 or  $\overline{QON}$  is pulled low for  $t_{QON\_RST}$ , regardless of whether  $V_{BUS}$  is present or not. There is a delay of  $t_{BATFET\_DLY}$  before initiating the system power reset. If  $\overline{QON}$  is pulled low, there is no delay after the  $t_{QON\_RST}$  completes, regardless of  $BATFET\_DLY$  setting.

The system power reset can be initiated from the battery only condition, from OTG mode or from the forward charging mode with adapter present. If the system power is reset when the charger is in boost OTG mode, the boost OTG mode is first stopped by setting  $EN\_OTG = 0$ . If the system power is reset when the charger is in bypass OTG mode, the bypass OTG mode will first be terminated by setting  $EN\_OTG = EN\_BYPASS\_OTG = 0$ .

### 8.3.10 Protections

#### 8.3.10.1 Voltage and Current Monitoring in Battery Only and HIZ Modes

The BQ25628 monitors a reduced set of voltages and currents when operating from battery without an adapter or when operating from battery in high impedance mode.

### 8.3.10.1.1 Battery Undervoltage Lockout

In battery-only mode, the BQ25628 disables the BATFET if  $V_{BAT}$  falls below  $V_{BAT\_UVLO}$ , separating the system from the battery. I<sup>2</sup>C is disabled as well. Upon exit from the undervoltage lockout condition when either  $V_{BAT}$  rises above  $V_{BAT\_UVLOZ}$  or  $V_{VBUS}$  rises above  $V_{VBUS\_UVLOZ}$ , I<sup>2</sup>C will be re-enabled and the registers are reset to their POR values.

### 8.3.10.1.2 Battery Overcurrent Protection

The BQ25628 has a two-level battery overcurrent protection. The  $I_{BAT\_PK}$  threshold is set by IBAT\_PK and provides a fast (100  $\mu$ s) protection for the battery discharging.  $I_{BATFET\_OCP}$  provides a slower (50 ms), fixed-threshold protection for the BATFET. If the battery discharge current becomes higher than either threshold for its protection timer, the BAT\_FAULT\_STAT and BAT\_FAULT\_FLAG fault register bits are set to 1, and the BATFET enters hiccup mode with 100-ms off-time and ~1% on-time. The BAT\_FAULT\_STAT will return to 0 once the BATFET is disabled for the hiccup mode. Once the BATFET is turned back on, the  $I_{BAT\_PK}$  and  $I_{BATFET\_OCP}$  thresholds are re-evaluated. In boost OTG mode, if the battery discharging current is higher than either  $I_{BAT\_PK}$  or  $I_{BATFET\_OCP}$  for their respective protection timers, the charger exits OTG mode by clearing the EN\_OTG bit.

## 8.3.10.2 Voltage and Current Monitoring in Buck Mode

### 8.3.10.2.1 Input Overvoltage

If VBUS voltage rises above  $V_{VBUS\_OVP}$ , the converter stops switching to protect the internal power MOSFETs and  $I_{PMID\_LOAD}$  discharge current is applied to bring down VBUS voltage. VBUS\_FAULT\_FLAG and VBUS\_FAULT\_STAT are set to 1. When VBUS falls back below  $V_{VBUS\_OVPZ}$ , VBUS\_FAULT\_STAT will transition to 0 and the converter will resume switching.

### 8.3.10.2.2 System Overvoltage Protection (SYSOVP)

When VSYS rises above the  $V_{SYS\_OVP}$  threshold (around 250 mV above VBAT when not charging) in forward converter operation, the converter stops switching to limit voltage overshoot and applies  $I_{SYS\_LOAD}$  to pull down the system voltage. VSYS\_FAULT\_FLAG and VSYS\_FAULT\_STAT are set to 1. Once VSYS drops below  $V_{SYS\_OVP}$ , the converter resumes switching, the 30 mA discharge current is removed and VSYS\_FAULT\_STAT transitions to 0.

### 8.3.10.2.3 Forward Converter Cycle-by-Cycle Current Limit

The converter has cycle-by-cycle peak overcurrent protection in the switching MOSFETs. In forward mode, if the current through Q2 exceeds  $I_{HSFET\_OCP}$ , the converter will immediately turn off the high-side gate drive for the remainder of the switching cycle. Normal switching resumes on the next switching cycle.

### 8.3.10.2.4 System Short

When the SYS voltage falls below  $V_{SYS\_SHORT}$ , the charger enters PFM operation to limit the output current to approximately 0.5 A or less. SYS\_FAULT\_STAT and SYS\_FAULT\_FLAG bits are set to 1. If  $V_{SYS}$  rises above  $V_{SYS\_SHORTZ}$ , the converter exits forced PFM mode, and the SYS\_FAULT\_STAT bit is set to 0.

### 8.3.10.2.5 Battery Overvoltage Protection (BATOVP)

When  $V_{BAT}$  transitions above  $V_{BAT\_OVP}$ , the BQ25628 disables charging by disabling the BATFET and applies  $I_{BAT\_LOAD}$  current source to discharge excess BAT voltage. If battery voltage remains above the threshold, BAT\_FAULT\_FLAG is set to 1 and BAT\_FAULT\_STAT transitions to 1. Once  $V_{BAT}$  falls below  $V_{BAT\_OVPZ}$ , charging resumes and BAT\_FAULT\_STAT transitions back to 0.

### 8.3.10.2.6 Sleep and Poor Source Comparators

The sleep comparator is used to suspend the converter if the adapter voltage is insufficient to maintain buck converter operation while charging the battery. If  $V_{VBUS}$  falls below  $V_{BAT} + V_{SLEEP}$ , the converter stops switching, and VBUS\_FAULT\_STAT and VBUS\_FAULT\_FLAG are set to 1. If  $V_{VBUS}$  rises back above  $V_{BAT} + V_{SLEEPZ}$ , the converter restarts, .



If  $V_{VBUS}$  falls below  $V_{POORSRC}$ , the converter stops switching (if not already suspended and high due to the sleep comparator), and the  $VBUS\_STAT$  transitions to 000 and the device transitions to battery-only mode. If  $V_{VBUS}$  rises above  $V_{POORSRC}$ , it is a new adapter attach, and poor source qualification will be run.  $VBUS\_STAT$  will be determined by the adapter attach sequence as outlined in [セクション 8.3.3](#).

#### **8.3.10.2.7 PMID OVP and VBUS Overcurrent**

BQ25628 monitors two additional parameters in forward charging mode to protect circuitry attached at PMID: PMID overvoltage and VBUS Overcurrent. The PMID OVP comparator protects circuitry attached to the PMID pin by driving PMID\_GD low to disable an optional external pass FET. If  $V_{PMID}$  rises above  $V_{PMID\_OVP}$  the converter drives PMID\_GD low. BQ25628 sets  $OTG\_FAULT\_STAT$  and  $OTG\_FAULT\_FLAG = 1$ . When  $V_{PMID}$  drops below  $V_{PMID\_OVPZ}$ , the converter drives PMID\_GD high and clears the  $OTG\_FAULT\_STAT$  bit to 0.

The VBUS overcurrent comparator monitors the input current. A short circuit at PMID will pull excessive current from VBUS that cannot be blocked by the IINDPM regulation loop in the converter. When  $I_{VBUS}$  exceeds  $I_{VBUS\_OCP}$  or  $ILIM$  pin voltage exceeds  $V_{ILIM\_OCP}$  (900mV), the converter drives PMID\_GD low, and BQ25628 sets  $OTG\_FAULT\_STAT$  and  $OTG\_FAULT\_FLAG = 1$ .

#### **8.3.10.3 Voltage and Current Monitoring in Boost Mode**

BQ25628 closely monitors VBUS, SYS and BAT voltages, as well as VBUS, BAT and LSFET currents to ensure safe boost mode operation.

##### **8.3.10.3.1 Boost Mode Overvoltage Protection**

When the BQ25628 is in OTG mode, Q1 is off to block power from PMID to VBUS. BQ25628 uses two comparators to sense OVP during OTG mode. The  $PMID\_OTG\_OVP$  comparator monitors for an overvoltage condition at PMID ( $V_{PMID} > V_{BOOST\_PMID\_OVP}$ ). The  $VBUS\_OTG\_OVP$  comparator monitors for an overvoltage condition at VBUS ( $V_{VBUS} > V_{OTG\_VBUS\_OVP}$ ). Even though RBFET is turned off during OTG mode on the BQ25628, an overvoltage at VBUS may result in an overvoltage at PMID via propagation across the RBFET body diode.

If an overvoltage persists, the status is updated and the converter powers down into a fault condition. Overvoltage on PMID or VBUS will result in  $OTG\_FAULT\_STAT$  and  $OTG\_FAULT\_FLAG$  set to 1.

If  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ , BQ25628 will exit boost OTG and enter adapter qualification. If VBUS passes adapter qualification (poor source detection), it will then enter forward charging mode. Even though the  $V_{VBUS} > V_{OTG\_OVP}$  overvoltage condition does not cause an exit from boost OTG, an adapter plugin will trip the longer deglitch of the sleep comparator, and BQ25628 will exit from boost OTG for this reason.

##### **8.3.10.3.2 Boost Mode Duty Cycle Protection**

After an initial startup blanking period, BQ25628 monitors the PMID voltage during boost OTG mode to ensure that PMID voltage remains sufficiently above  $V_{SYS}$  to maintain the minimum duty cycle. If  $V_{PMID}$  falls below  $V_{BOOST\_DUTY}$  (105%  $V_{SYS}$  typical), the converter stops and enters hiccup mode.

If the boost converter cannot recover from hiccup mode,  $EN\_OTG$  bit is cleared and the device exits boost mode. The host may attempt to restart boost OTG mode by setting  $EN\_OTG = 1$ .

##### **8.3.10.3.3 Boost Mode PMID Undervoltage Protection**

During boost OTG mode, BQ25628 converter monitors PMID for undervoltage. If the PMID voltage falls below  $V_{OTG\_UVP}$ , the converter stops and enters hiccup mode.

If the boost converter cannot recover from hiccup mode,  $EN\_OTG$  bit is cleared and the device exits boost mode. The host may attempt to restart boost OTG mode by setting  $EN\_OTG = 1$ .

##### **8.3.10.3.4 Boost Mode Battery Undervoltage**

If  $V_{BAT}$  falls below  $V_{BAT\_OTGZ}$  during OTG mode, the charger exits OTG mode by setting  $EN\_OTG = 0$ , and  $BAT\_FAULT\_STAT$  and  $BAT\_FAULT\_FLAG$  are set to 1. Setting  $EN\_OTG = 1$  while  $V_{BAT} < V_{BAT\_OTG}$  will not

enter OTG and the EN\_OTG bit will be cleared to 0. When the battery is charged above  $V_{BAT\_OTG}$ , OTG mode may be entered by setting EN\_OTG = 1.

#### 8.3.10.3.5 Boost Converter Cycle-by-Cycle Current Limit

The converter has cycle-by-cycle peak overcurrent protection in the switching MOSFETs. In OTG mode, if the current through Q3 exceeds  $I_{LSFET\_OCP}$ , the converter will immediately turn off the low-side gate drive for the remainder of the switching cycle. Normal switching resumes on the next switching cycle.

#### 8.3.10.3.6 Boost Mode SYS Short

If VSYS falls below VSYS\_SHORT in boost OTG mode, BQ25628 immediately stops the boost converter, enters hiccup mode, and sets SYS\_FAULT\_FLAG to 1.

If the boost converter cannot recover from hiccup mode, EN\_OTG bit is cleared and the device exits boost mode. The host may attempt to restart boost OTG mode by setting EN\_OTG = 1.

### 8.3.10.4 Voltage and Current Monitoring in Bypass Mode

BQ25628 monitors many of the same voltages and currents in bypass OTG mode as it does in boost OTG mode. Additionally, bypass mode implements reverse-current protection as described in the following subsection.

#### 8.3.10.4.1 Bypass Mode Overvoltage Protection

When the BQ25628 is in bypass OTG mode, Q1 is off to block power from PMID to VBUS. BQ25628 uses two comparators to sense OVP. The PMID\_OTG\_OVP comparator monitors for an overvoltage condition at PMID ( $V_{PMID} > V_{BYPASS\_PMID\_OVP}$ ). The VBUS\_OTG\_OVP comparator monitors for an overvoltage condition at VBUS ( $V_{VBUS} > V_{OTG\_VBUS\_OVP}$ ). Even though RBFET is turned off during OTG mode on the BQ25628, an overvoltage at VBUS may result in an overvoltage at PMID via propagation across the RBFET body diode.

If an overvoltage persists on VBUS BQ25628 exits bypass OTG by setting EN\_OTG = EN\_BYPASS\_OTG = 0.

If overvoltage persists on PMID bypass OTG is suspended, and the device enters hiccup mode. If the device cannot recover from hiccup mode, bypass OTG mode is exited by setting EN\_OTG = EN\_BYPASS\_OTG = 0.

If  $V_{VBUS} > V_{BAT} + V_{SLEEP}$ , BQ25628 will exit bypass OTG and enter adapter qualification. If VBUS passes adapter qualification (poor source detection), it will then enter forward charging mode. Even though the  $V_{VBUS} > V_{OTG\_OVP}$  overvoltage condition does not cause an exit from bypass OTG, an adapter plugin will trip the longer deglitch of the sleep comparator, and BQ25628 will exit from bypass OTG for this reason.

#### 8.3.10.4.2 Bypass Mode Battery OCP

BQ25628 has a two-level battery overcurrent protection. The  $I_{BAT\_PK}$  threshold is set by IBAT\_PK and provides a fast (100  $\mu$ s) protection for the battery discharging.  $I_{BATFET\_OCP}$  provides a slower (50 ms), fixed-threshold protection for the BATFET. During bypass OTG mode, if the battery discharge current becomes higher than either threshold, the BAT\_FAULT\_STAT and BAT\_FAULT\_FLAG fault register bits are set to 1, and BQ25628 exits from bypass OTG mode into battery-only mode by setting EN\_OTG = EN\_BYPASS\_OTG = 0. The BATFET remains on when BQ25628 transitions into battery-only mode. If  $I_{BAT}$  remains above the  $I_{BAT\_PK} / I_{BATFET\_OCP}$  threshold after exiting bypass OTG, then the BATFET is turned off. The host may re-enable bypass OTG mode by setting EN\_OTG = EN\_BYPASS\_OTG = 1.

#### 8.3.10.4.3 Bypass Mode Reverse-Current Protection

In bypass mode, BQ25628 monitors  $I_{HSFET}$  for reverse-current into the battery. If current from PMID into the battery exceeds  $I_{BYPASS\_RCP}$ , OTG\_FAULT\_STAT and OTG\_FAULT\_FLAG are set to 1, and PMID\_GD is driven low and HSFET is disabled in order to suspend bypass OTG mode and the device enters hiccup mode. If the device cannot recover from hiccup mode then the converter exits bypass OTG mode by setting EN\_BYPASS\_OTG = 0.



#### 8.3.10.4.4 Bypass Mode Battery Undervoltage

In bypass mode, if  $V_{BAT}$  falls below  $V_{BAT\_OTG}$ , the battery is considered depleted. OTG mode is exited by setting  $EN\_OTG = EN\_BYPASS\_OTG = 0$ , and  $BAT\_FAULT\_STAT$  and  $BAT\_FAULT\_FLAG$  are set to 1. Setting  $EN\_OTG = EN\_BYPASS\_OTG = 1$  while  $V_{BAT} < V_{BAT\_OTG}$  will not enter OTG and the  $EN\_OTG$  and  $EN\_BYPASS\_OTG$  bits will be cleared to 0. When the battery is charged above  $V_{BAT\_OTG}$ , OTG mode may be entered by setting  $EN\_OTG = 1$ .

#### 8.3.10.4.5 Bypass Mode SYS Short

If  $VSYS$  falls below  $VSYS\_SHORT$  in bypass OTG mode, BQ25628 immediately drives  $PMID\_GD$  low and disables HSFET, and the device enters hiccup mode. If the device cannot recover from hiccup mode, bypass OTG mode will be exited. The host may attempt to restart bypass OTG mode by setting  $EN\_OTG = EN\_BYPASS\_OTG = 1$ .

#### 8.3.10.4.6 Bypass Mode REGN Fault

If  $V_{REGN}$  falls below  $V_{REGN\_OK}$  during bypass OTG mode,  $PMID\_GD$  is driven low and HSFET is disabled, and the device enters hiccup mode. If the device cannot recover from hiccup mode it exits bypass OTG mode by setting  $EN\_BYPASS\_OTG = 0$ . The host may re-enter boost OTG mode by setting  $EN\_OTG = EN\_BYPASS\_OTG = 1$ .

### 8.3.10.5 Thermal Regulation and Thermal Shutdown

#### 8.3.10.5.1 Thermal Protection in Buck Mode

The BQ25628 monitors the internal junction temperature  $T_J$  to avoid overheating the chip and limits the IC junction temperature in buck mode. When the internal junction temperature exceeds the  $T_{REG}$  thermal regulation limit (TREG register configuration), the device lowers the charging current. During thermal regulation, the safety timer runs at half the clock rate, and the  $TREG\_FLAG$  and  $TREG\_STAT$  bits are set to 1. Additionally, the device has thermal shutdown to turn off the converter and BATFET when IC junction temperature exceeds  $T_{SHUT}$ . The fault bit  $TSHUT\_FLAG$  is set to 1 and  $TSHUT\_STAT$  transitions to 1. The BATFET and converter are re-enabled when IC temperature is  $T_{SHUT\_HYS}$  below  $T_{SHUT}$ , and  $TSHUT\_STAT$  transitions to 0.

#### 8.3.10.5.2 Thermal Protection in Boost Mode

The device monitors the internal junction temperature to provide thermal shutdown during boost mode. When IC junction temperature exceeds  $T_{SHUT}$ , the boost mode is disabled by setting  $EN\_OTG$  bit low and BATFET is turned off, and  $TSHUT\_FLAG$  is set to 1. When IC junction temperature is below  $T_{SHUT} - T_{SHUT\_HYS}$ , the BATFET is enabled automatically to allow system to restore and the host can re-enable  $EN\_OTG$  bit to recover.

#### 8.3.10.5.3 Thermal Protection in Battery-Only Mode

The BQ25628 monitors the internal junction temperature  $T_J$  to avoid overheating the chip and limits the IC junction temperature in battery-only mode. The device has thermal shutdown to turn off the BATFET when IC junction temperature exceeds  $T_{SHUT}$ . The fault bit  $TSHUT\_FLAG$  is set to 1 and  $TSHUT\_STAT$  transitions to 1. The BATFET is re-enabled when IC temperature is  $T_{SHUT\_HYS}$  below  $T_{SHUT}$ , and  $TSHUT\_STAT$  transitions to 0.

## 8.4 Device Functional Modes

### 8.4.1 Host Mode and Default Mode

The device is a host controlled charger, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or while host is in sleep mode. When the charger is in default mode,  $WD\_STAT$  bit becomes HIGH,  $WD\_FLAG$  is set to 1, and an  $\overline{INT}$  is asserted low to alert the host (unless masked by  $WD\_MASK$ ). The  $WD\_FLAG$  bit would read as 1 upon the first read and then 0 upon subsequent reads. When the charger is in host mode,  $WD\_STAT$  bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired. All the registers are in the default settings.

In default mode, the device keeps charging the battery with default 1-hour trickle charging safety timer, 2-hour pre-charging safety timer and the 12-hour fast charging safety timer. At the end of the 1-hour or 2-hour or 12-hour timer expired, the charging is stopped and the buck converter continues to operate to supply system load.

A write to any I<sup>2</sup>C register transitions the charger from default mode to host mode, and initiates the watchdog timer. All the device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD\_RST bit before the watchdog timer expires (WD\_STAT bit is set), or disable watchdog timer by setting WATCHDOG bits = 00.

When the watchdog expires, the device returns to default mode. The ICHG value is divided in half when the watchdog timer expires, and a number of other fields are reset to their POR default values as shown in the notes column of the register tables in [セクション 8.6](#). When watchdog timer expires, WD\_STAT and WD\_FLAG is set to 1, and an  $\overline{\text{INT}}$  is asserted low to alert the host (unless masked by WD\_MASK).




図 8-8. Watchdog Timer Flow Chart

#### 8.4.2 Register Bit Reset

Beside a register reset by the watchdog timer in default mode, the register and the timer can be reset to the default value by writing the REG\_RST bit to 1. The register bits, which can be reset by the REG\_RST bit, are noted in the [Register Map](#) section. After the register reset, the REG\_RST bit goes back from 1 to 0 automatically.

## 8.5 Programming

### 8.5.1 Serial Interface

The BQ25628 and BQ25629 uses an I<sup>2</sup>C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I<sup>2</sup>C is a bi-directional 2-wire serial interface. Only two open-drain bus lines are required: a serial data line (SDA), and a serial clock line (SCL).

The device has 7-bit I<sup>2</sup>C address 0x6A, receiving control inputs from a host device such as a micro-controller or digital signal processor through register addresses 0x02 – 0x38. The host device initiates all transfers and the charger responds. Register reads outside of these addresses return 0xFF. When the bus is free, both SDA and SCL lines are HIGH.

The I<sup>2</sup>C interface supports standard mode (up to 100 kbits/s), fast mode (up to 400 kbits/s) and fast mode plus (up to 1 Mbits/s.) These lines are pulled up to a reference voltage via pull-up resistor. The device I<sup>2</sup>C detection thresholds support a communication reference voltage from 1.2 V to 5 V.

Due to the ultra low I<sub>Q</sub> when the device operates in low power mode, it is necessary ensure a minimum of 90µs between a START command and any subsequent START command on the I<sup>2</sup>C bus. The recommended minimum t<sub>buf</sub> (bus free time between a STOP and START condition) depends on the I<sup>2</sup>C mode:

- Standard mode (100 kbits/s):
  - No additional requirements
- Fast mode (400 kbits/s):
  - Increase I<sup>2</sup>C t<sub>buf</sub> to at least 68 µs
  - If using repeated start commands, ensure I<sup>2</sup>C tsu:STA is at least 68 µs
- Fast mode plus (1 Mbits/s):
  - Increase I<sup>2</sup>C t<sub>buf</sub> to at least 81 µs
  - If using repeated start commands, ensure I<sup>2</sup>C tsu:STA is at least 81 µs

These recommendations assume a successful I<sup>2</sup>C transaction. It is also necessary to ensure a minimum 90µs time between two START commands in the case of a NACK.

#### 8.5.1.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.




図 8-9. Bit Transfer on the I<sup>2</sup>C Bus

#### 8.5.1.2 START and STOP Conditions

All transactions begin with a START (S) and are terminated with a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition.

START and STOP conditions are always generated by the host. The bus is considered busy after the START condition, and free after the STOP condition.




图 8-10. START and STOP Conditions on the I<sup>2</sup>C Bus

### 8.5.1.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an ACKNOWLEDGE (ACK) bit. Data is transferred with the Most Significant Bit (MSB) first. If target cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the SCL line low to force the host into a wait state (clock stretching). Data transfer then continues when the target is ready for another byte of data and releases the SCL line.




图 8-11. Data Transfer on the I<sup>2</sup>C Bus

### 8.5.1.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The ACK signaling takes place after each transmitted byte. The ACK bit allows the target to signal the host that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge 9<sup>th</sup> clock pulse, are generated by the host.

The host releases the SDA line during the acknowledge clock pulse so the target can pull the SDA line LOW and it remains stable LOW during the HIGH period of this 9<sup>th</sup> clock pulse.

A NACK is signaled when the SDA line remains HIGH during the 9<sup>th</sup> clock pulse. The host can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

### 8.5.1.5 Target Address and Data Direction Bit

After the START signal, a target address is sent. This address is 7 bits long, followed by the 8 bit as a data direction bit (bit R/  $\bar{W}$ ). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ). The device 7-bit address is defined as




图 8-12. Complete Data Transfer on the I<sup>2</sup>C Bus

### 8.5.1.6 Single Write and Read




図 8-13. Single Write




図 8-14. Single Read

If the register address is not defined, the charger IC sends back NACK and returns to the idle state.

### 8.5.1.7 Multi-Write and Multi-Read

The charger device supports multi-byte read and multi-byte write of all registers. These multi-byte operations are allowed to cross register boundaries. For instance, the entire register map may be read in a single operation with a 39-byte read that starts at register address 0x01.




図 8-15. Multi-Write




図 8-16. Multi-Read

## 8.6 Register Maps

I<sup>2</sup>C Device Address: 0x6A.

### 8.6.1 Register Programming

The BQ25628 and BQ25629 contain 8-bit and 16-bit registers. When writing to 16-bit registers, I<sup>2</sup>C transactions follow the little endian format, starting at the address of the least significant byte and writing both register bytes in a single 16-bit transaction.

## 8.6.2 BQ25628 Registers

表 8-7 lists the memory-mapped registers for the BQ25628 registers. All register offset addresses not listed in 表 8-7 should be considered as reserved locations and the register contents should not be modified.

**表 8-7. BQ25628 Registers**

Address	Acronym	Register Name	Section
2h	REG0x02_Charge_Current_Limit	Charge Current Limit	<a href="#">Go</a>
4h	REG0x04_Charge_Voltage_Limit	Charge Voltage Limit	<a href="#">Go</a>
6h	REG0x06_Input_Current_Limit	Input Current Limit	<a href="#">Go</a>
8h	REG0x08_Input_Voltage_Limit	Input Voltage Limit	<a href="#">Go</a>
Ch	REG0x0C_VOTG_regulation	VOTG regulation	<a href="#">Go</a>
Eh	REG0x0E_Minimal_System_Voltage	Minimal System Voltage	<a href="#">Go</a>
10h	REG0x10_Pre-charge_Control	Pre-charge Control	<a href="#">Go</a>
12h	REG0x12_Termination_Control	Termination Control	<a href="#">Go</a>
14h	REG0x14_Charge_Control	Charge Control	<a href="#">Go</a>
15h	REG0x15_Charge_Timer_Control	Charge Timer Control	<a href="#">Go</a>
16h	REG0x16_Charger_Control_0	Charger Control 0	<a href="#">Go</a>
17h	REG0x17_Charger_Control_1	Charger Control 1	<a href="#">Go</a>
18h	REG0x18_Charger_Control_2	Charger Control 2	<a href="#">Go</a>
19h	REG0x19_Charger_Control_3	Charger Control 3	<a href="#">Go</a>
1Ah	REG0x1A_NTC_Control_0	NTC Control 0	<a href="#">Go</a>
1Bh	REG0x1B_NTC_Control_1	NTC Control 1	<a href="#">Go</a>
1Ch	REG0x1C_NTC_Control_2	NTC Control 2	<a href="#">Go</a>
1Dh	REG0x1D_Charger_Status_0	Charger Status 0	<a href="#">Go</a>
1Eh	REG0x1E_Charger_Status_1	Charger Status 1	<a href="#">Go</a>
1Fh	REG0x1F_FAULT_Status_0	FAULT Status 0	<a href="#">Go</a>
20h	REG0x20_Charger_Flag_0	Charger Flag 0	<a href="#">Go</a>
21h	REG0x21_Charger_Flag_1	Charger Flag 1	<a href="#">Go</a>
22h	REG0x22_FAULT_Flag_0	FAULT Flag 0	<a href="#">Go</a>
23h	REG0x23_Charger_Mask_0	Charger Mask 0	<a href="#">Go</a>
24h	REG0x24_Charger_Mask_1	Charger Mask 1	<a href="#">Go</a>
25h	REG0x25_FAULT_Mask_0	FAULT Mask 0	<a href="#">Go</a>
26h	REG0x26_ADC_Control	ADC Control	<a href="#">Go</a>
27h	REG0x27_ADC_Function_Disable_0	ADC Function Disable 0	<a href="#">Go</a>
28h	REG0x28_IBUS_ADC	IBUS ADC	<a href="#">Go</a>
2Ah	REG0x2A_IBAT_ADC	IBAT ADC	<a href="#">Go</a>
2Ch	REG0x2C_VBUS_ADC	VBUS ADC	<a href="#">Go</a>
2Eh	REG0x2E_VPMID_ADC	VPMID ADC	<a href="#">Go</a>
30h	REG0x30_VBAT_ADC	VBAT ADC	<a href="#">Go</a>
32h	REG0x32_VSYS_ADC	VSYS ADC	<a href="#">Go</a>
34h	REG0x34_TS_ADC	TS ADC	<a href="#">Go</a>
36h	REG0x36_TDIE_ADC	TDIE ADC	<a href="#">Go</a>
38h	REG0x38_Part_Information	Part Information	<a href="#">Go</a>

Complex bit access types are encoded to fit into small table cells. 表 8-8 shows the codes that are used for access types in this section.



**表 8-8. BQ25628 Access Type Codes**

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

**8.6.2.1 REG0x02\_Charge\_Current\_Limit Register (Address = 2h) [Reset = 0100h]**

REG0x02\_Charge\_Current\_Limit is shown in [図 8-17](#) and described in [表 8-9](#).

Return to the [Summary Table](#).

Charge Current Limit

**図 8-17. REG0x02\_Charge\_Current\_Limit Register**

15	14	13	12	11	10	9	8
RESERVED						ICHG	
R-0h						R/W-8h	
7	6	5	4	3	2	1	0
ICHG			RESERVED				
R/W-8h			R-0h				

**表 8-9. REG0x02\_Charge\_Current\_Limit Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
15:11	RESERVED	R	0h		Reserved
10:5	ICHG	R/W	8h	WATCHDOG Timer Expiration sets ICHG to 1/2 its previous value (rounded down) Reset by: REG_RESET	Charge Current Regulation Limit: This 16-bit register follows the little-endian convention. ICHG[5:3] falls in REG0x03[2:0], and ICHG[2:0] falls in REG0x02[7:5]. POR: 320mA (8h) Range: 40mA-2000mA (1h-32h) Clamped Low Clamped High Bit Step: 40mA (1h) NOTE: When Q4_FULLON=1, this register has a minimum value of 80mA
4:0	RESERVED	R	0h		Reserved

### 8.6.2.2 REG0x04\_Charge\_Voltage\_Limit Register (Address = 4h) [Reset = 0D20h]

REG0x04\_Charge\_Voltage\_Limit is shown in [図 8-18](#) and described in [表 8-10](#).

Return to the [Summary Table](#).

Charge Voltage Limit

**図 8-18. REG0x04\_Charge\_Voltage\_Limit Register**

15	14	13	12	11	10	9	8
RESERVED				VREG			
R-0h				R/W-1A4h			
7	6	5	4	3	2	1	0
VREG					RESERVED		
R/W-1A4h					R-0h		

**表 8-10. REG0x04\_Charge\_Voltage\_Limit Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
15:12	RESERVED	R	0h		Reserved
11:3	VREG	R/W	1A4h	Reset by: REG_RESET	Battery Voltage Regulation Limit: This 16-bit register follows the little-endian convention. VREG[8:5] falls in REG0x05[3:0], and VREG[4:0] falls in REG0x04[7:3]. POR: 4200mV (1A4h) Range: 3500mV-4800mV (15Eh-1E0h) Clamped Low Clamped High Bit Step: 10mV
2:0	RESERVED	R	0h		Reserved

### 8.6.2.3 REG0x06\_Input\_Current\_Limit Register (Address = 6h) [Reset = 0A00h]

REG0x06\_Input\_Current\_Limit is shown in [図 8-19](#) and described in [表 8-11](#).

Return to the [Summary Table](#).

Input Current Limit

**図 8-19. REG0x06\_Input\_Current\_Limit Register**

15	14	13	12	11	10	9	8
RESERVED				IINDPM			
R-0h				R/W-A0h			
7	6	5	4	3	2	1	0
IINDPM				RESERVED			
R/W-A0h				R-0h			

**表 8-11. REG0x06\_Input\_Current\_Limit Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
15:12	RESERVED	R	0h		Reserved

表 8-11. REG0x06\_Input\_Current\_Limit Register Field Descriptions (続き)

Bit	Field	Type	Reset	Notes	Description
11:4	IINDPM	R/W	A0h	Reset by: REG_RESET Adapter Removal	Input Current Regulation Limit: This 16-bit register follows the little-endian convention. IINDPM[7:4] falls in REG0x07[3:0], and IINDPM[3:0] falls in REG0x06[7:4]. Based on D+/D- detection results: USB SDP = 500mA USB CDP = 1.5A USB DCP = 1.5A Unknown Adapter = 500mA Non-Standard Adapter = 1A/2.1A/2.4A POR: 3200mA (A0h) Range: 100mA-3200mA (5h-A0h) Clamped Low Clamped High Bit Step: 20mA When the adapter is removed, IINDPM is reset to its POR value of 3.2 A.
3:0	RESERVED	R	0h		Reserved

#### 8.6.2.4 REG0x08\_Input\_Voltage\_Limit Register (Address = 8h) [Reset = 0E60h]

REG0x08\_Input\_Voltage\_Limit is shown in [図 8-20](#) and described in [表 8-12](#).

Return to the [Summary Table](#).

Input Voltage Limit

図 8-20. REG0x08\_Input\_Voltage\_Limit Register

15	14	13	12	11	10	9	8
RESERVED				VINDPM			
R-0h				R/W-73h			
7	6	5	4	3	2	1	0
VINDPM				RESERVED			
R/W-73h				R-0h			

表 8-12. REG0x08\_Input\_Voltage\_Limit Register Field Descriptions

Bit	Field	Type	Reset	Notes	Description
15:14	RESERVED	R	0h		Reserved
13:5	VINDPM	R/W	73h		Absolute Input Voltage Regulation Limit: This 16-bit register follows the little-endian convention. VINDPM[8:3] falls in REG0x09[5:0], and VINDPM[2:0] falls in REG0x08[7:5]. POR: 4600mV (73h) Range: 3800mV-16800mV (5Fh-1A4h) Clamped Low Clamped High Bit Step: 40mV
4:0	RESERVED	R	0h		Reserved

#### 8.6.2.5 REG0x0C\_VOTG\_regulation Register (Address = Ch) [Reset = 0FC0h]

REG0x0C\_VOTG\_regulation is shown in [図 8-21](#) and described in [表 8-13](#).

Return to the [Summary Table](#).

VOTG regulation

**図 8-21. REG0x0C\_VOTG\_regulation Register**

15	14	13	12	11	10	9	8
RESERVED				VOTG			
R-0h				R/W-3Fh			
7	6	5	4	3	2	1	0
VOTG		RESERVED					
R/W-3Fh		R-0h					

**表 8-13. REG0x0C\_VOTG\_regulation Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
15:13	RESERVED	R	0h		Reserved
12:6	VOTG	R/W	3Fh	Reset by: REG_RESET	Boost mode regulation voltage: This 16-bit register follows the little-endian convention. VOTG[6:2] falls in REG0x0D[4:0], and VOTG[1:0] falls in REG0x0C[7:6]. POR: 5040mV (3Fh) Range: 3840mV-5200mV (30h-41h) Clamped Low Clamped High Bit Step: 80mV
5:0	RESERVED	R	0h		Reserved

#### 8.6.2.6 REG0x0E\_Minimal\_System\_Voltage Register (Address = Eh) [Reset = 0B00h]

REG0x0E\_Minimal\_System\_Voltage is shown in 図 8-22 and described in 表 8-14.

Return to the [Summary Table](#).

Minimal System Voltage

**図 8-22. REG0x0E\_Minimal\_System\_Voltage Register**

15	14	13	12	11	10	9	8
RESERVED				VSYSMIN			
R-0h				R/W-2Ch			
7	6	5	4	3	2	1	0
VSYSMIN		RESERVED					
R/W-2Ch		R-0h					

**表 8-14. REG0x0E\_Minimal\_System\_Voltage Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
15:12	RESERVED	R	0h		Reserved
11:6	VSYSMIN	R/W	2Ch	Reset by: REG_RESET	Minimal System Voltage: This 16-bit register follows the little-endian convention. VSYSMIN[5:2] falls in REG0x0F[3:0], and VSYSMIN[1:0] falls in REG0x0E[7:6]. POR: 3520mV (2Ch) Range: 2560mV-3840mV (20h-30h) Clamped Low Clamped High Bit Step: 80mV
5:0	RESERVED	R	0h		Reserved

#### 8.6.2.7 REG0x10\_Pre-charge\_Control Register (Address = 10h) [Reset = 0018h]

REG0x10\_Pre-charge\_Control is shown in 図 8-23 and described in 表 8-15.

Return to the [Summary Table](#).

Pre-charge Control

**図 8-23. REG0x10\_Pre-charge\_Control Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
IPRECHG				RESERVED			
R/W-3h				R-0h			

**表 8-15. REG0x10\_Pre-charge\_Control Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
15:8	RESERVED	R	0h		Reserved
7:3	IPRECHG	R/W	3h	Reset by: REG_RESET	Pre-charge current regulation limit: This 16-bit register follows the little-endian convention. IPRECHG[4:0] falls in REG0x10[7:3] POR: 30mA (3h) Range: 10mA-310mA (1h-1Fh) Clamped Low Bit Step: 10mA (1h) NOTE: When Q4_FULLON=1, this register has a minimum value of 80mA, so Reset value becomes 80mA in this case
2:0	RESERVED	R	0h		Reserved

### 8.6.2.8 REG0x12\_Termination\_Control Register (Address = 12h) [Reset = 0010h]

REG0x12\_Termination\_Control is shown in [図 8-24](#) and described in [表 8-16](#).

Return to the [Summary Table](#).

Termination Control

**図 8-24. REG0x12\_Termination\_Control Register**

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
ITERM				RESERVED			
R/W-4h				R-0h			

**表 8-16. REG0x12\_Termination\_Control Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
15:8	RESERVED	R	0h		Reserved
7:2	ITERM	R/W	4h	Reset by: REG_RESET	Termination Current Threshold: This 16-bit register follows the little-endian convention. ITERM[5:0] falls in REG0x12[7:2]. POR: 20mA (4h) Range: 5mA-310mA (1h-3Eh) Clamped Low Bit Step: 5mA (1h) NOTE: When Q4_FULLON=1, this register has a minimum value of 60mA, so Reset value becomes 60mA in this case

**表 8-16. REG0x12\_Termination\_Control Register Field Descriptions (続き)**

Bit	Field	Type	Reset	Notes	Description
1:0	RESERVED	R	0h		Reserved

### 8.6.2.9 REG0x14\_Charge\_Control Register (Address = 14h) [Reset = 06h]

REG0x14\_Charge\_Control is shown in [図 8-25](#) and described in [表 8-17](#).

Return to the [Summary Table](#).

Charge Control

**図 8-25. REG0x14\_Charge\_Control Register**

7	6	5	4	3	2	1	0
Q1_FULLON	Q4_FULLON	ITRICKLE	TOPOFF_TMR		EN_TERM	VINDPM_BAT_TRAC K	VRECHG
R/W-0h	R/W-0h	R/W-0h	R/W-0h		R/W-1h	R/W-1h	R/W-0h

**表 8-17. REG0x14\_Charge\_Control Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7	Q1_FULLON	R/W	0h		Forces RBFET (Q1) into low resistance state (26 mOhm) , regardless of IINDPM setting. 0b = RBFET RDSON determined by IINDPM setting (default) 1b = RBFET RDSON is always 26 mOhm
6	Q4_FULLON	R/W	0h		Forces BATFET (Q4) into low resistance state (15 mOhm), regardless of ICHG setting (Only applies when VBAT > VSYSMIN). 0b = BATFET RDSON determined by charge current (default) 1b = BATFET RDSON is always 15 mOhm
5	ITRICKLE	R/W	0h	Reset by: REG_RESET	Trickle charging current setting: 0b = 10mA (default) 1b = 40mA
4:3	TOPOFF_TMR	R/W	0h	Reset by: REG_RESET	Top-off timer control: 00b = Disabled (default) 01b = 17 mins 10b = 35 mins 11b = 52 mins
2	EN_TERM	R/W	1h	Reset by: REG_RESET WATCHDOG	Enable termination: 0b = Disable 1b = Enable (default)
1	VINDPM_BAT_TRA CK	R/W	1h	Reset by: REG_RESET	Sets VINDPM to track BAT voltage. Actual VINDPM is higher of the VINDPM register value and VBAT + VINDPM_BAT_TRACK. 0b = Disable function (VINDPM set by register) 1b = VBAT + 400 mV (default)
0	VRECHG	R/W	0h	Reset by: REG_RESET	Battery Recharge Threshold Offset (Below VREG) 0b = 100mV (default) 1b = 200mV

### 8.6.2.10 REG0x15\_Charge\_Timer\_Control Register (Address = 15h) [Reset = 5Ch]

REG0x15\_Charge\_Timer\_Control is shown in [図 8-26](#) and described in [表 8-18](#).

Return to the [Summary Table](#).

Charge Timer Control

**図 8-26. REG0x15\_Charge\_Timer\_Control Register**

7	6	5	4	3	2	1	0
DIS_STAT	EN_AUTO_INDET	FORCE_INDET	EN_DCP_BIAS	TMR2X_EN	EN_SAFETY_TMRS	PRECHG_TMR	CHG_TMR
R/W-0h	R/W-1h	R/W-0h	R/W-1h	R/W-1h	R/W-1h	R/W-0h	R/W-0h

**表 8-18. REG0x15\_Charge\_Timer\_Control Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7	DIS_STAT	R/W	0h	Reset by: REG_RESET	Disable the STAT pin output 0b = Enable (default) 1b = Disable
6	EN_AUTO_INDET	R/W	1h	Reset by: REG_RESET WATCHDOG	Automatic D+/D- Detection Enable 0b = Disable DPDM detection when VBUS is plugged-in 1b = Enable DPDM detection when VBUS is plugged-in (default)
5	FORCE_INDET	R/W	0h	Reset by: REG_RESET WATCHDOG	Force D+/D- detection 0b = Do not force DPDM detection (default) 1b = Force DPDM algorithm, when DPDM detection is done, this bit is reset to 0
4	EN_DCP_BIAS	R/W	1h	Reset by: REG_RESET WATCHDOG	Enable 600 mV bias on D+ pin whenever DCP is detected by BC1.2 detection algorithm (VBUS_STAT = 011b.) 0b = Disable 600 mV bias on D+ pin 1b = Enable 600 mV bias on D+ pin if DCP detected
3	TMR2X_EN	R/W	1h	Reset by: REG_RESET	2X charging timer control 0b = Trickle charge, pre-charge and fast charge timer not slowed by 2X during input DPM or thermal regulation. 1b = Trickle charge, pre-charge and fast charge timer slowed by 2X during input DPM or thermal regulation (default)
2	EN_SAFETY_TMRS	R/W	1h	Reset by: REG_RESET WATCHDOG	Enable fast charge, pre-charge and trickle charge timers 0b = Disable 1b = Enable (default)
1	PRECHG_TMR	R/W	0h	Reset by: REG_RESET	Pre-charge safety timer setting 0b = 2.5 hrs (default) 1b = 0.62 hrs
0	CHG_TMR	R/W	0h	Reset by: REG_RESET	Fast charge safety timer setting 0b = 14.5 hrs (default) 1b = 28 hrs

**8.6.2.11 REG0x16\_Charger\_Control\_0 Register (Address = 16h) [Reset = A1h]**

REG0x16\_Charger\_Control\_0 is shown in 図 8-27 and described in 表 8-19.

Return to the [Summary Table](#).

Charger Control 0

**図 8-27. REG0x16\_Charger\_Control\_0 Register**

7	6	5	4	3	2	1	0
EN_AUTO_IBATDIS	FORCE_IBATDIS	EN_CHG	EN_HIZ	FORCE_PMIID_DIS	WD_RST	WATCHDOG	
R/W-1h	R/W-0h	R/W-1h	R/W-0h	R/W-0h	R/W-0h	R/W-1h	



**表 8-19. REG0x16\_Charger\_Control\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7	EN_AUTO_IBATDIS	R/W	1h	Reset by: REG_RESET	Enable the auto battery discharging during the battery OVP fault 0b = The charger does NOT apply a discharging current on BAT during battery OVP triggered 1b = The charger does apply a discharging current on BAT during battery OVP triggered (default)
6	FORCE_IBATDIS	R/W	0h	Reset by: REG_RESET WATCHDOG	Force a battery discharging current (~30mA) 0b = IDLE (default) 1b = Force the charger to apply a discharging current on BAT
5	EN_CHG	R/W	1h	Reset by: REG_RESET WATCHDOG	Charger enable configuration 0b = Charge Disable 1b = Charge Enable (default)
4	EN_HIZ	R/W	0h	Reset by: REG_RESET WATCHDOG Adapter Plug In	Enable HIZ mode. 0b = Disable (default) 1b = Enable
3	FORCE_P MID_DIS	R/W	0h	Reset by: REG_RESET WATCHDOG	Force a PMID discharge current (~30mA.) 0b = Disable (default) 1b = Enable
2	WD_RST	R/W	0h	Reset by: REG_RESET	I2C watch dog timer reset 0b = Normal (default) 1b = Reset (this bit goes back to 0 after timer reset)
1:0	WATCHDOG	R/W	1h	Reset by: REG_RESET	Watchdog timer setting 00b = Disable 01b = 50s (default) 10b = 100s 11b = 200s

#### 8.6.2.12 REG0x17\_Charger\_Control\_1 Register (Address = 17h) [Reset = 4Fh]

REG0x17\_Charger\_Control\_1 is shown in [図 8-28](#) and described in [表 8-20](#).

Return to the [Summary Table](#).

Charger Control 1

**図 8-28. REG0x17\_Charger\_Control\_1 Register**

7	6	5	4	3	2	1	0
REG_RST	TREG	SET_CONV_FREQ	SET_CONV_STRN	RESERVED	VBUS_OVP		
R/W-0h	R/W-1h	R/W-0h	R/W-3h	R-0h	R/W-1h		

**表 8-20. REG0x17\_Charger\_Control\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7	REG_RST	R/W	0h	REG_RESET	Reset registers to default values and reset timer Value resets to 0 after reset completes. 0b = Not reset (default) 1b = Reset
6	TREG	R/W	1h	Reset by: REG_RESET	Thermal regulation thresholds. 0b = 60C 1b = 120C (default)
5:4	SET_CONV_FREQ	R/W	0h	Reset by: REG_RESET	Adjust switching frequency of the converter 00b = Nominal, 1.5 MHz (default) 01b = -10%, 1.35 MHz 10b = +10%, 1.65 MHz 11b = RESERVED

表 8-20. REG0x17\_Charger\_Control\_1 Register Field Descriptions (続き)

Bit	Field	Type	Reset	Notes	Description
3:2	SET_CONV_STRN	R/W	3h	Reset by: REG_RESET	Adjust the high side and low side drive strength of the converter to adjust efficiency versus EMI. 00b = weak 01b = normal 10b = RESERVED 11b = strong
1	RESERVED	R	0h		Reserved
0	VBUS_OVP	R/W	1h	Reset by: REG_RESET	Sets VBUS overvoltage protection threshold 0b = 6.3 V 1b = 18.5 V (default)

## 8.6.2.13 REG0x18\_Charger\_Control\_2 Register (Address = 18h) [Reset = 04h]

REG0x18\_Charger\_Control\_2 is shown in 図 8-29 and described in 表 8-21.

Return to the [Summary Table](#).

Charger Control 2

図 8-29. REG0x18\_Charger\_Control\_2 Register

7	6	5	4	3	2	1	0
EN_BYPASS_OTG	EN_OTG	PFM_OTG_DIS	PFM_FWD_DIS	BATFET_CTRL_WV BUS	BATFET_DLY	BATFET_CTRL	
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-1h	R/W-0h	

表 8-21. REG0x18\_Charger\_Control\_2 Register Field Descriptions

Bit	Field	Type	Reset	Notes	Description
7	EN_BYPASS_OTG	R/W	0h	Reset by: REG_RESET WATCHDOG	Enable the Boost bypass mode 0b = Disable (default) 1b = Enable
6	EN_OTG	R/W	0h	Reset by: REG_RESET WATCHDOG	Boost mode control 0b = OTG Disable (default) 1b = OTG Enable
5	PFM_OTG_DIS	R/W	0h	Reset by: REG_RESET	Disable PFM in boost mode 0b = Enable (Default) 1b = Disable
4	PFM_FWD_DIS	R/W	0h	Reset by: REG_RESET	Disable PFM in forward buck mode 0b = Enable (Default) 1b = Disable
3	BATFET_CTRL_WV BUS	R/W	0h		Optionally allows BATFET off or system power reset with adapter present. 0b = Allow BATFET off or system power reset only if VBUS < VVBUS_UVLO. (default) 1b = Allow BATFET off or system power reset whether or not VBUS < VVBUS_UVLO.
2	BATFET_DLY	R/W	1h	Reset by: REG_RESET	Delay time added to the taking action in bits [1:0] of the BATFET_CTRL 0b = Add 25 ms delay time 1b = Add 12.5 s delay time (default)
1:0	BATFET_CTRL	R/W	0h	Reset by: REG_RESET	BATFET control The control logic of the BATFET to force the device enter different modes. 00b = Normal (default) 01b = Shutdown Mode 10b = Ship Mode 11b = System Power Reset

#### 8.6.2.14 REG0x19\_Charger\_Control\_3 Register (Address = 19h) [Reset = C4h]

REG0x19\_Charger\_Control\_3 is shown in [図 8-30](#) and described in [表 8-22](#).

Return to the [Summary Table](#).

Charger Control 3

**図 8-30. REG0x19\_Charger\_Control\_3 Register**

7	6	5	4	3	2	1	0
IBAT_PK	VBAT_UVLO	VBAT_OTG_MIN	RESERVED	EN_EXTILIM	CHG_RATE		
R/W-3h	R/W-0h	R/W-0h	R-0h	R/W-1h	R/W-0h		

**表 8-22. REG0x19\_Charger\_Control\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7:6	IBAT_PK	R/W	3h	Reset by: REG_RESET	Battery discharging peak current protection threshold setting 00b = RESERVED 01b = RESERVED 10b = 6A 11b = 12A (default)
5	VBAT_UVLO	R/W	0h	Reset by: REG_RESET	Select the VBAT_UVLO falling threshold and VBAT_SHORT threshold 0b = VBAT_UVLO 2.2V, VBAT_SHORT 2.05V (default) 1b = VBAT_UVLO 1.8V, VBAT_SHORT 1.85V
4	VBAT_OTG_MIN	R/W	0h	Reset by: REG_RESET	Select the minimal battery voltage to start the boost mode 0b = 3V rising / 2.8 falling (default) 1b = 2.6V rising / 2.4 falling
3	RESERVED	R	0h		Reserved
2	EN_EXTILIM	R/W	1h	Reset by: REG_RESET WATCHDOG	<b>BQ25628:</b> Enable the external ILIM pin input current regulation 0b = Disabled 1b = Enabled (default) <b>BQ25629: Reserved with default 0</b>
1:0	CHG_RATE	R/W	0h	Reset by: REG_RESET	The charge rate definition for the fast charge stage. The charging current fold back value is equal to ICHG register setting times the fold back ratio, then divided by the charge rate. 00b = 1C (default) 01b = 2C 10b = 4C 11b = 6C

#### 8.6.2.15 REG0x1A\_NTC\_Control\_0 Register (Address = 1Ah) [Reset = 3Dh]

REG0x1A\_NTC\_Control\_0 is shown in [図 8-31](#) and described in [表 8-23](#).

Return to the [Summary Table](#).

NTC Control 0

**図 8-31. REG0x1A\_NTC\_Control\_0 Register**

7	6	5	4	3	2	1	0
TS_IGNORE	TS_TH_OTG_HOT	TS_TH_OTG_COLD	TS_ISET_WARM	TS_ISET_COOL			
R/W-0h	R/W-1h	R/W-1h	R/W-3h	R/W-1h			

**表 8-23. REG0x1A\_NTC\_Control\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7	TS_IGNORE	R/W	0h	Reset by: REG_RESET WATCHDOG	Ignore the TS feedback: the charger considers the TS is always good to allow charging and OTG modes, TS_STAT reports TS_NORMAL condition. 0b = Not ignore (Default) 1b = Ignore
6:5	TS_TH_OTG_HOT	R/W	1h	Reset by: REG_RESET	OTG Mode TS_HOT rising temperature threshold to transition from normal operation into suspended OTG mode when a 103AT NTC thermistor is used, RT1=5.24kΩ and RT2=30.31kΩ. 00b = 55°C 01b = 60°C (default) 10b = 65°C 11b = Disable
4	TS_TH_OTG_COLD	R/W	1h	Reset by: REG_RESET	OTG Mode TS_COLD falling temperature threshold to transition from normal operation into suspended OTG mode when a 103AT NTC thermistor is used, RT1=5.24kΩ and RT2=30.31kΩ. 0b = -20°C 1b = -10°C (default)
3:2	TS_ISET_WARM	R/W	3h	Reset by: REG_RESET	TS_WARM Current Setting 00b = Charge Suspend 01b = Set ICHG to 20% 10b = Set ICHG to 40% 11b = ICHG unchanged (default)
1:0	TS_ISET_COOL	R/W	1h	Reset by: REG_RESET	TS_COOL Current Setting 00b = Charge Suspend 01b = Set ICHG to 20% (default) 10b = Set ICHG to 40% 11b = ICHG unchanged

**8.6.2.16 REG0x1B\_NTC\_Control\_1 Register (Address = 1Bh) [Reset = 25h]**

REG0x1B\_NTC\_Control\_1 is shown in [図 8-32](#) and described in [表 8-24](#).

Return to the [Summary Table](#).

NTC Control 1

**図 8-32. REG0x1B\_NTC\_Control\_1 Register**

7	6	5	4	3	2	1	0
TS_TH1_TH2_TH3			TS_TH4_TH5_TH6			TS_VSET_WARM	
R/W-1h			R/W-1h			R/W-1h	

**表 8-24. REG0x1B\_NTC\_Control\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7:5	TS_TH1_TH2_TH3	R/W	1h	Reset by: REG_RESET	TH1, TH2 and TH3 comparator falling temperature thresholds when a 103AT NTC thermistor is used, RT1=5.24kΩ and RT2=30.31kΩ. 000b = TH1 is 0°C, TH2 is 5°C, TH3 is 15°C 001b = TH1 is 0°C, TH2 is 10°C, TH3 is 15°C (default) 010b = TH1 is 0°C, TH2 is 15°C, TH3 is 20°C 011b = TH1 is 0°C, TH2 is 20°C, TH3 is 20°C 100b = TH1 is -5°C, TH2 is 5°C, TH3 is 15°C 101b = TH1 is -5°C, TH2 is 10°C, TH3 is 15°C 110b = TH1 is -5°C, TH2 is 10°C, TH3 is 20°C 111b = TH1 is 0°C, TH2 is 10°C, TH3 is 20°C

**表 8-24. REG0x1B\_NTC\_Control\_1 Register Field Descriptions (続き)**

Bit	Field	Type	Reset	Notes	Description
4:2	TS_TH4_TH5_TH6	R/W	1h	Reset by: REG_RESET	TH4, TH5 and TH6 comparator rising temperature thresholds when a 103AT NTC thermistor is used, RT1=5.24kΩ and RT2=30.31kΩ. 000b = TH4 is 35°C, TH5 is 40°C, TH6 is 60°C 001b = TH4 is 35°C, TH5 is 45°C, TH6 is 60°C (default) 010b = TH4 is 35°C, TH5 is 50°C, TH6 is 60°C 011b = TH4 is 40°C, TH5 is 55°C, TH6 is 60°C 100b = TH4 is 35°C, TH5 is 40°C, TH6 is 50°C 101b = TH4 is 35°C, TH5 is 45°C, TH6 is 50°C 110b = TH4 is 40°C, TH5 is 45°C, TH6 is 60°C 111b = TH4 is 40°C, TH5 is 50°C, TH6 is 60°C
1:0	TS_VSET_WARM	R/W	1h	Reset by: REG_RESET	TS_WARM Voltage Setting 00b = Set VREG to VREG-300mV 01b = Set VREG to VREG-200mV (default) 10b = Set VREG to VREG-100mV 11b = VREG unchanged

#### 8.6.2.17 REG0x1C\_NTC\_Control\_2 Register (Address = 1Ch) [Reset = 3Fh]

REG0x1C\_NTC\_Control\_2 is shown in [図 8-33](#) and described in [表 8-25](#).

Return to the [Summary Table](#).

NTC Control 2

**図 8-33. REG0x1C\_NTC\_Control\_2 Register**

7	6	5	4	3	2	1	0
RESERVED	TS_VSET_SYM	TS_VSET_PREWARM	TS_ISET_PREWARM	TS_ISET_PREWARM	TS_ISET_PREWARM	TS_ISET_PREWARM	TS_ISET_PREWARM
R-0h	R/W-0h	R/W-3h	R/W-3h	R/W-3h	R/W-3h	R/W-3h	R/W-3h

**表 8-25. REG0x1C\_NTC\_Control\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7	RESERVED	R	0h		RESERVED
6	TS_VSET_SYM	R/W	0h	Reset by: REG_RESET	When this bit is set to 0, the voltage regulation for TS_PRECOOL and TS_COOL is unchanged. When this bit is set to 1, TS_PRECOOL uses the TS_VSET_PREWARM setting of TS_PREWARM and TS_COOL uses the TS_VSET_WARM setting of TS_WARM. 00b = VREG unchanged (default) 01b = TS_COOLx matches TS_WARMx
5:4	TS_VSET_PREWARM	R/W	3h	Reset by: REG_RESET	Advanced temperature profile voltage setting for TS_PREWARM (TH4 - TH5) 00b = Set VREG to VREG-300mV 01b = Set VREG to VREG-200mV 10b = Set VREG to VREG-100mV 11b = VREG unchanged (default)
3:2	TS_ISET_PREWARM	R/W	3h	Reset by: REG_RESET	Advanced temperature profile current setting for TS_PREWARM zone(TH4 - TH5) 00b = Charge Suspend 01b = Set ICHG to 20% 10b = Set ICHG to 40% 11b = ICHG unchanged (default)

**表 8-25. REG0x1C\_NTC\_Control\_2 Register Field Descriptions (続き)**

Bit	Field	Type	Reset	Notes	Description
1:0	TS_ISET_PRECOOL	R/W	3h	Reset by: REG_RESET	Advanced temperature profile current setting for TS_PRECOOL zone (TH2 - TH3) 00b = Charge Suspend 01b = Set ICHG to 20% 10b = Set ICHG to 40% 11b = ICHG unchanged (default)

**8.6.2.18 REG0x1D\_Charger\_Status\_0 Register (Address = 1Dh) [Reset = 00h]**

REG0x1D\_Charger\_Status\_0 is shown in [図 8-34](#) and described in [表 8-26](#).

Return to the [Summary Table](#).

Charger Status 0

**図 8-34. REG0x1D\_Charger\_Status\_0 Register**

7	6	5	4	3	2	1	0
RESERVED	ADC_DONE_STAT	TREG_STAT	VSYS_STAT	IINDPM_STAT	VINDPM_STAT	SAFETY_TMR_STAT	WD_STAT
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

**表 8-26. REG0x1D\_Charger\_Status\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7	RESERVED	R	0h		Reserved
6	ADC_DONE_STAT	R	0h		ADC Conversion Status (in one-shot mode only) Note: Always reads 0 in continuous mode 0b = Conversion not complete 1b = Conversion complete
5	TREG_STAT	R	0h		IC Thermal regulation status 0b = Normal 1b = Device in thermal regulation
4	VSYS_STAT	R	0h		VSYS Regulation Status (forward mode) 0b = Not in VSYSMIN regulation (BAT>VSYSMIN) 1b = In VSYSMIN regulation (BAT<VSYSMIN)
3	IINDPM_STAT	R	0h		In forward mode, indicates that either IINDPM regulation is active or ILIM pin regulation is active In OTG mode, indicates that IOTG regulation is active 0b = Normal 1b = In IINDPM/ILIM regulation or IOTG regulation
2	VINDPM_STAT	R	0h		VINDPM status (forward mode) or VOTG status (OTG mode, backup mode) 0b = Normal 1b = In VINDPM regulation or VOTG regulation
1	SAFETY_TMR_STAT	R	0h		Fast charge, trickle charge and pre-charge timer status 0b = Normal 1b = Safety timer expired
0	WD_STAT	R	0h		I2C watch dog timer status 0b = Normal 1b = WD timer expired

**8.6.2.19 REG0x1E\_Charger\_Status\_1 Register (Address = 1Eh) [Reset = 00h]**

REG0x1E\_Charger\_Status\_1 is shown in [図 8-35](#) and described in [表 8-27](#).

Return to the [Summary Table](#).

Charger Status 1

**図 8-35. REG0x1E\_Charger\_Status\_1 Register**

7	6	5	4	3	2	1	0
RESERVED			CHG_STAT		VBUS_STAT		
R-0h			R-0h		R-0h		

**表 8-27. REG0x1E\_Charger\_Status\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7:5	RESERVED	R	0h		Reserved
4:3	CHG_STAT	R	0h		Charge Status bits 00b = Not Charging or Charge Terminated 01b = Trickle Charge, Pre-charge or Fast charge (CC mode) 10b = Taper Charge (CV mode) 11b = Top-off Timer Active Charging
2:0	VBUS_STAT	R	0h		VBUS status bits BQ25629: 000b = No qualified adapter, or EN_AUTO_INDET = 0. 001b = USB SDP Adapter (500mA) 010b = USB CDP Adapter (1.5A) 011b = USB DCP Adapter (1.5A) 100b = Unknown Adapter (500mA) 101b = Non-Standard Adapter (1A/2.1A/2.4A) 110b = Reserved 111b = In boost OTG mode BQ25628: 000b = Not powered from VBUS 100b = Unknown Adapter (default IINDPM setting) 111b = In boost OTG mode

#### 8.6.2.20 REG0x1F\_FAULT\_Status\_0 Register (Address = 1Fh) [Reset = 00h]

REG0x1F\_FAULT\_Status\_0 is shown in 図 8-36 and described in 表 8-28.

Return to the [Summary Table](#).

FAULT Status 0

**図 8-36. REG0x1F\_FAULT\_Status\_0 Register**

7	6	5	4	3	2	1	0
VBUS_FAULT_STAT	BAT_FAULT_STAT	SYS_FAULT_STAT	OTG_FAULT_STAT	TSHUT_STAT	TS_STAT		
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h		

**表 8-28. REG0x1F\_FAULT\_Status\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7	VBUS_FAULT_STAT	R	0h		VBUS fault status, VBUS OVP and sleep comparator 0b = Normal 1b = Device not switching due to over voltage protection or sleep comparator
6	BAT_FAULT_STAT	R	0h		BAT fault status, IBAT OCP and VBAT OVP 0b = Normal 1b = Device in battery over current protection or battery overvoltage protection
5	SYS_FAULT_STAT	R	0h		VSYS under voltage and over voltage status 0b = Normal 1b = SYS in SYS short circuit or over voltage



表 8-28. REG0x1F\_FAULT\_Status\_0 Register Field Descriptions (続き)

Bit	Field	Type	Reset	Notes	Description
4	OTG_FAULT_STAT	R	0h		Forward mode: IBUS overcurrent or PMID overvoltage Boost mode: PMID and VBUS reverse-current, under voltage and over voltage status 0b = Normal 1b = Fault detected
3	TSHUT_STAT	R	0h		IC temperature shutdown status 0b = Normal 1b = Device in thermal shutdown protection
2:0	TS_STAT	R	0h		The TS temperature zone. 000b = TS_NORMAL 001b = TS_COLD or TS_OTG_COLD or TS resistor string power rail is not available. 010b = TS_HOT or TS_OTG_HOT 011b = TS_COOL 100b = TS_WARM 101b = TS_PRECOOL 110b = TS_PREWARM 111b = TS pin bias reference fault

## 8.6.2.21 REG0x20\_Charger\_Flag\_0 Register (Address = 20h) [Reset = 00h]

REG0x20\_Charger\_Flag\_0 is shown in [図 8-37](#) and described in [表 8-29](#).

Return to the [Summary Table](#).

Charger Flag 0

図 8-37. REG0x20\_Charger\_Flag\_0 Register

7	6	5	4	3	2	1	0
RESERVED	ADC_DONE_FLAG	TREG_FLAG	VSYS_FLAG	IINDPM_FLAG	VINDPM_FLAG	SAFETY_TMR_FLG G	WD_FLAG
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

表 8-29. REG0x20\_Charger\_Flag\_0 Register Field Descriptions

Bit	Field	Type	Reset	Notes	Description
7	RESERVED	R	0h		Reserved
6	ADC_DONE_FLAG	R	0h		ADC conversion flag (only in one-shot mode) 0b = Conversion not completed 1b = Conversion completed
5	TREG_FLAG	R	0h		IC Thermal regulation flag 0b = Normal 1b = TREG signal rising threshold detected
4	VSYS_FLAG	R	0h		VSYS min regulation flag 0b = Normal 1b = Entered or existed VSYS min regulation
3	IINDPM_FLAG	R	0h		Indicates that either the IINDPM regulation loop, ILIM pin regulation or IOTG regulation loop has been entered. 0b = Normal 1b = IINDPM, ILIM or IOTG regulation signal rising edge detected
2	VINDPM_FLAG	R	0h		VINDPM or VOTG flag 0b = Normal 1b = VINDPM or VOTG regulation signal rising edge detected
1	SAFETY_TMR_FLG G	R	0h		Fast charge, trickle charge and pre-charge timer flag 0b = Normal 1b = Fast charge timer expired rising edge detected

**表 8-29. REG0x20\_Charger\_Flag\_0 Register Field Descriptions (続き)**

Bit	Field	Type	Reset	Notes	Description
0	WD_FLAG	R	0h		I2C watchdog timer flag 0b = Normal 1b = WD timer signal rising edge detected

#### 8.6.2.22 REG0x21\_Charger\_Flag\_1 Register (Address = 21h) [Reset = 00h]

REG0x21\_Charger\_Flag\_1 is shown in [図 8-38](#) and described in [表 8-30](#).

Return to the [Summary Table](#).

Charger Flag 1

**図 8-38. REG0x21\_Charger\_Flag\_1 Register**

7	6	5	4	3	2	1	0
RESERVED				CHG_FLAG	RESERVED		VBUS_FLAG
R-0h				R-0h	R-0h		R-0h

**表 8-30. REG0x21\_Charger\_Flag\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7:4	RESERVED	R	0h		Reserved
3	CHG_FLAG	R	0h		Charge status flag 0b = Normal 1b = Charge status changed
2:1	RESERVED	R	0h		Reserved
0	VBUS_FLAG	R	0h		VBUS status flag 0b = Normal 1b = VBUS status changed

#### 8.6.2.23 REG0x22\_FAULT\_Flag\_0 Register (Address = 22h) [Reset = 00h]

REG0x22\_FAULT\_Flag\_0 is shown in [図 8-39](#) and described in [表 8-31](#).

Return to the [Summary Table](#).

FAULT Flag 0

**図 8-39. REG0x22\_FAULT\_Flag\_0 Register**

7	6	5	4	3	2	1	0
VBUS_FAULT_FLAG	BAT_FAULT_FLAG	SYS_FAULT_FLAG	OTG_FAULT_FLAG	TSHUT_FLAG	RESERVED		TS_FLAG
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h		R-0h

**表 8-31. REG0x22\_FAULT\_Flag\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7	VBUS_FAULT_FLAG	R	0h		VBUS over-voltage or sleep flag 0b = Normal 1b = Entered VBUS OVP or sleep
6	BAT_FAULT_FLAG	R	0h		IBAT over-current and VBAT over-voltage flag 0b = Normal 1b = Entered battery discharged OCP or VBAT OVP
5	SYS_FAULT_FLAG	R	0h		VSYS over voltage and SYS short flag 0b = Normal 1b = Stopped switching due to system over-voltage or SYS short fault

表 8-31. REG0x22\_FAULT\_Flag\_0 Register Field Descriptions (続き)

Bit	Field	Type	Reset	Notes	Description
4	OTG_FAULT_FLAG	R	0h		Forward mode: IBUS overcurrent or PMID overvoltage Boost mode: PMID and VBUS reverse-current, under voltage and over voltage flag 0b = Normal 1b = Turned off PMID_GD or stopped boost mode due to forward over-current, over-voltage or boost mode reverse-current, under-voltage or over-voltage faults
3	TSHUT_FLAG	R	0h		IC thermal shutdown flag 0b = Normal 1b = TS shutdown signal rising threshold detected
2:1	RESERVED	R	0h		Reserved
0	TS_FLAG	R	0h		TS status flag 0b = Normal 1b = A change to TS status was detected

## 8.6.2.24 REG0x23\_Charger\_Mask\_0 Register (Address = 23h) [Reset = 00h]

REG0x23\_Charger\_Mask\_0 is shown in 図 8-40 and described in 表 8-32.

Return to the [Summary Table](#).

Charger Mask 0

図 8-40. REG0x23\_Charger\_Mask\_0 Register

7	6	5	4	3	2	1	0
RESERVED	ADC_DONE_MASK	TREG_MASK	VSYS_MASK	IINDPM_MASK	VINDPM_MASK	SAFETY_TMR_MASK	WD_MASK
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

表 8-32. REG0x23\_Charger\_Mask\_0 Register Field Descriptions

Bit	Field	Type	Reset	Notes	Description
7	RESERVED	R	0h		Reserved
6	ADC_DONE_MASK	R/W	0h	Reset by: REG_RESET	ADC conversion mask flag (only in one-shot mode) 0b = ADC conversion done does produce INT pulse 1b = ADC conversion done does not produce INT pulse
5	TREG_MASK	R/W	0h	Reset by: REG_RESET	IC thermal regulation mask flag 0b = Entering TREG does produce INT 1b = Entering TREG does not produce INT
4	VSYS_MASK	R/W	0h	Reset by: REG_RESET	VSYS min regulation mask flag 0b = Enter or exit VSYSMIN regulation does produce INT pulse 1b = Enter or exit VSYSMIN regulation does not produce INT pulse
3	IINDPM_MASK	R/W	0h	Reset by: REG_RESET	IINDPM, ILIM or IOTG mask 0b = Enter IINDPM, ILIM or IOTG does produce INT pulse 1b = Enter IINDPM, ILIM or IOTG does not produce INT pulse
2	VINDPM_MASK	R/W	0h	Reset by: REG_RESET	VINDPM or VOTG mask 0b = Enter VINDPM or VOTG does produce INT pulse 1b = Enter VINDPM or VOTG does not produce INT pulse

**表 8-32. REG0x23\_Charger\_Mask\_0 Register Field Descriptions (続き)**

Bit	Field	Type	Reset	Notes	Description
1	SAFETY_TMR_MASK	R/W	0h	Reset by: REG_RESET	Fast charge, trickle charge and pre-charge timer mask flag 0b = Fast charge, trickle charge or pre-charge timer expiration does produce $\overline{\text{INT}}$ 1b = Fast charge, trickle charge or pre-charge timer expiration does not produce $\overline{\text{INT}}$
0	WD_MASK	R/W	0h	Reset by: REG_RESET	I2C watch dog timer mask 0b = I2C watch dog timer expired does produce $\overline{\text{INT}}$ pulse 1b = I2C watch dog timer expired does not produce $\overline{\text{INT}}$ pulse

#### 8.6.2.25 REG0x24\_Charger\_Mask\_1 Register (Address = 24h) [Reset = 00h]

REG0x24\_Charger\_Mask\_1 is shown in [図 8-41](#) and described in [表 8-33](#).

Return to the [Summary Table](#).

Charger Mask 1

**図 8-41. REG0x24\_Charger\_Mask\_1 Register**

7	6	5	4	3	2	1	0
RESERVED				CHG_MASK	RESERVED		VBUS_MASK
R-0h				R/W-0h	R-0h		R/W-0h

**表 8-33. REG0x24\_Charger\_Mask\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7:4	RESERVED	R	0h		Reserved
3	CHG_MASK	R/W	0h	Reset by: REG_RESET	Charge status mask flag 0b = Charging status change does produce $\overline{\text{INT}}$ 1b = Charging status change does not produce $\overline{\text{INT}}$
2:1	RESERVED	R	0h		Reserved
0	VBUS_MASK	R/W	0h	Reset by: REG_RESET	VBUS status mask flag 0b = VBUS status change does produce $\overline{\text{INT}}$ 1b = VBUS status change does not produce $\overline{\text{INT}}$

#### 8.6.2.26 REG0x25\_FAULT\_Mask\_0 Register (Address = 25h) [Reset = 00h]

REG0x25\_FAULT\_Mask\_0 is shown in [図 8-42](#) and described in [表 8-34](#).

Return to the [Summary Table](#).

FAULT Mask 0

**図 8-42. REG0x25\_FAULT\_Mask\_0 Register**

7	6	5	4	3	2	1	0
VBUS_FAULT_MASK	BAT_FAULT_MASK	SYS_FAULT_MASK	OTG_FAULT_MASK	TSHUT_MASK	RESERVED		TS_MASK
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R-0h		R/W-0h

**表 8-34. REG0x25\_FAULT\_Mask\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7	VBUS_FAULT_MASK	R/W	0h	Reset by: REG_RESET	VBUS over-voltage and sleep comparator mask flag 0b = Entering VBUS OVP or sleep does produce $\overline{\text{INT}}$ 1b = Entering VBUS OVP or sleep does not produce $\overline{\text{INT}}$

表 8-34. REG0x25\_FAULT\_Mask\_0 Register Field Descriptions (続き)

Bit	Field	Type	Reset	Notes	Description
6	BAT_FAULT_MASK	R/W	0h	Reset by: REG_RESET	IBAT over current and VBAT overvoltage mask flag 0b = IBAT OCP fault or VBAT OVP fault does produce INT 1b = Neither IBAT OCP fault nor VBAT OVP fault produces INT
5	SYS_FAULT_MASK	R/W	0h	Reset by: REG_RESET	SYS over voltage and SYS short mask 0b = System over-voltage or SYS short fault does produce INT 1b = Neither system over voltage nor SYS short fault produces INT
4	OTG_FAULT_MASK	R/W	0h	Reset by: REG_RESET	Forward mode: IBUS overcurrent or PMID overvoltage Boost mode: PMID and VBUS reverse-current, under voltage and over voltage mask 0b = OTG VBUS or PMID reverse-current, under voltage fault or over voltage fault does produce INT 1b = Neither reverse-current fault, OTG PMID or VBUS under voltage nor over voltage fault produces INT
3	TSHUT_MASK	R/W	0h	Reset by: REG_RESET	IC thermal shutdown mask flag 0b = TSHUT does produce INT 1b = TSHUT does not produce INT
2:1	RESERVED	R	0h		Reserved
0	TS_MASK	R/W	0h	Reset by: REG_RESET	Temperature charging profile interrupt mask 0b = A change to TS temperature zone does produce INT 1b = A change to the TS temperature zone does not produce INT

## 8.6.2.27 REG0x26\_ADC\_Control Register (Address = 26h) [Reset = 30h]

REG0x26\_ADC\_Control is shown in [図 8-43](#) and described in [表 8-35](#).

Return to the [Summary Table](#).

ADC Control

図 8-43. REG0x26\_ADC\_Control Register

7	6	5	4	3	2	1	0
ADC_EN	ADC_RATE	ADC_SAMPLE		ADC_AVG	ADC_AVG_INIT	RESERVED	
R/W-0h	R/W-0h	R/W-3h		R/W-0h	R/W-0h	R-0h	

表 8-35. REG0x26\_ADC\_Control Register Field Descriptions

Bit	Field	Type	Reset	Notes	Description
7	ADC_EN	R/W	0h	Reset by: REG_RESET WATCHDOG	ADC Control The registers POR to all 0 's, then after that always retain the last measurement, and never clear. 0b = Disable (default) 1b = Enable
6	ADC_RATE	R/W	0h	Reset by: REG_RESET	ADC conversion rate control 0b = Continuous conversion (default) 1b = One shot conversion
5:4	ADC_SAMPLE	R/W	3h	Reset by: REG_RESET	ADC sample speed 00b = 12 bit effective resolution 01b = 11 bit effective resolution 10b = 10 bit effective resolution 11b = 9 bit effective resolution (default)

**表 8-35. REG0x26\_ADC\_Control Register Field Descriptions (続き)**

Bit	Field	Type	Reset	Notes	Description
3	ADC_AVG	R/W	0h	Reset by: REG_RESET	ADC average control 0b = Single value (default) 1b = Running average
2	ADC_AVG_INIT	R/W	0h	Reset by: REG_RESET	ADC average initial value control 0b = Start average using the existing register value (default) 1b = Start average using a new ADC conversion
1:0	RESERVED	R	0h		Reserved

### 8.6.2.28 REG0x27\_ADC\_Function\_Disable\_0 Register (Address = 27h) [Reset = 00h]

REG0x27\_ADC\_Function\_Disable\_0 is shown in [図 8-44](#) and described in [表 8-36](#).

Return to the [Summary Table](#).

ADC Function Disable 0

**図 8-44. REG0x27\_ADC\_Function\_Disable\_0 Register**

7	6	5	4	3	2	1	0
IBUS_ADC_DIS	IBAT_ADC_DIS	VBUS_ADC_DIS	VBAT_ADC_DIS	VSYS_ADC_DIS	TS_ADC_DIS	TDIE_ADC_DIS	VPMID_ADC_DIS
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

**表 8-36. REG0x27\_ADC\_Function\_Disable\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7	IBUS_ADC_DIS	R/W	0h	Reset by: REG_RESET	IBUS ADC control 0b = Enable (Default) 1b = Disable
6	IBAT_ADC_DIS	R/W	0h	Reset by: REG_RESET	IBAT ADC control 0b = Enable (Default) 1b = Disable
5	VBUS_ADC_DIS	R/W	0h	Reset by: REG_RESET	VBUS ADC control 0b = Enable (Default) 1b = Disable
4	VBAT_ADC_DIS	R/W	0h	Reset by: REG_RESET	VBAT ADC control 0b = Enable (Default) 1b = Disable
3	VSYS_ADC_DIS	R/W	0h	Reset by: REG_RESET	VSYS ADC control 0b = Enable (Default) 1b = Disable
2	TS_ADC_DIS	R/W	0h	Reset by: REG_RESET	TS ADC control 0b = Enable (Default) 1b = Disable
1	TDIE_ADC_DIS	R/W	0h	Reset by: REG_RESET	TDIE ADC control 0b = Enable (Default) 1b = Disable
0	VPMID_ADC_DIS	R/W	0h	Reset by: REG_RESET	VPMID ADC control 0b = Enable (Default) 1b = Disable

### 8.6.2.29 REG0x28\_IBUS\_ADC Register (Address = 28h) [Reset = 0000h]

REG0x28\_IBUS\_ADC is shown in [図 8-45](#) and described in [表 8-37](#).

Return to the [Summary Table](#).

IBUS ADC

**図 8-45. REG0x28\_IBUS\_ADC Register**

15	14	13	12	11	10	9	8
IBUS_ADC							
R-0h							
7	6	5	4	3	2	1	0
IBUS_ADC							RESERVED
R-0h							R-0h

**表 8-37. REG0x28\_IBUS\_ADC Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
15:1	IBUS_ADC	R	0h		IBUS ADC reading Reported in 2 's Complement. When the current is flowing from VBUS to PMID, IBUS ADC reports positive value. POR: 0mA (0h) Format: 2s Complement Range: -4000mA-4000mA (7830h-7FFFh), (0h-7D0h) Clamped Low Clamped High Bit Step: 2mA
0	RESERVED	R	0h		Reserved

### 8.6.2.30 REG0x2A\_IBAT\_ADC Register (Address = 2Ah) [Reset = 0000h]

REG0x2A\_IBAT\_ADC is shown in [図 8-46](#) and described in [表 8-38](#).

Return to the [Summary Table](#).

IBAT ADC

**図 8-46. REG0x2A\_IBAT\_ADC Register**

15	14	13	12	11	10	9	8
IBAT_ADC							
R-0h							
7	6	5	4	3	2	1	0
IBAT_ADC						RESERVED	
R-0h						R-0h	

**表 8-38. REG0x2A\_IBAT\_ADC Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
15:2	IBAT_ADC	R	0h		IBAT ADC reading Reported in 2 's Complement. The IBAT ADC reports positive value for the battery charging current, and negative value for the battery discharging current. The IBAT ADC resets to zero when EN_CHG=0. POR: 0mA (0h) Format: 2s Complement Range: -7500mA-4000mA (38ADh-3FFFh), (0h-3E8h) Clamped Low Clamped High Bit Step: 4mA The IBAT ADC current can only be positive or zero in forward mode, and negative or zero in battery-only mode. If polarity of battery current changes from charging to discharging or vice-versa during the ADC measurement, the conversion is aborted and the register reports code 0x8000 (which is code 0x2000 for IBAT_ADC field)
1:0	RESERVED	R	0h		Reserved

### 8.6.2.31 REG0x2C\_VBUS\_ADC Register (Address = 2Ch) [Reset = 0000h]

REG0x2C\_VBUS\_ADC is shown in [図 8-47](#) and described in [表 8-39](#).

Return to the [Summary Table](#).



## VBUS ADC

図 8-47. REG0x2C\_VBUS\_ADC Register

15	14	13	12	11	10	9	8
RESERVED	VBUS_ADC						
R-0h	R-0h						
7	6	5	4	3	2	1	0
VBUS_ADC						RESERVED	
R-0h						R-0h	

表 8-39. REG0x2C\_VBUS\_ADC Register Field Descriptions

Bit	Field	Type	Reset	Notes	Description
15	RESERVED	R	0h		Reserved
14:2	VBUS_ADC	R	0h		VBUS ADC reading POR: 0mV (0h) Range: 0mV-18000mV (0h-11B6h) Clamped High Bit Step: 3.97mV
1:0	RESERVED	R	0h		Reserved

## 8.6.2.32 REG0x2E\_VPMID\_ADC Register (Address = 2Eh) [Reset = 0000h]

REG0x2E\_VPMID\_ADC is shown in 図 8-48 and described in 表 8-40.

Return to the [Summary Table](#).

## VPMID ADC

図 8-48. REG0x2E\_VPMID\_ADC Register

15	14	13	12	11	10	9	8
RESERVED	VPMID_ADC						
R-0h	R-0h						
7	6	5	4	3	2	1	0
VPMID_ADC						RESERVED	
R-0h						R-0h	

表 8-40. REG0x2E\_VPMID\_ADC Register Field Descriptions

Bit	Field	Type	Reset	Notes	Description
15	RESERVED	R	0h		Reserved
14:2	VPMID_ADC	R	0h		VPMID ADC reading POR: 0mV (0h) Range: 0mV-18000mV (0h-11B6h) Clamped High Bit Step: 3.97mV
1:0	RESERVED	R	0h		Reserved

### 8.6.2.33 REG0x30\_VBAT\_ADC Register (Address = 30h) [Reset = 0000h]

REG0x30\_VBAT\_ADC is shown in [図 8-49](#) and described in [表 8-41](#).

Return to the [Summary Table](#).

VBAT ADC

**図 8-49. REG0x30\_VBAT\_ADC Register**

15	14	13	12	11	10	9	8
RESERVED				VBAT_ADC			
R-0h				R-0h			
7	6	5	4	3	2	1	0
VBAT_ADC							RESERVED
R-0h							R-0h

**表 8-41. REG0x30\_VBAT\_ADC Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
15:13	RESERVED	R	0h		Reserved
12:1	VBAT_ADC	R	0h		VBAT ADC reading POR: 0mV (0h) Range: 0mV-5572mV (0h-AF0h) Clamped High Bit Step: 1.99mV
0	RESERVED	R	0h		Reserved

### 8.6.2.34 REG0x32\_VSYS\_ADC Register (Address = 32h) [Reset = 0000h]

REG0x32\_VSYS\_ADC is shown in [図 8-50](#) and described in [表 8-42](#).

Return to the [Summary Table](#).

VSYS ADC

**図 8-50. REG0x32\_VSYS\_ADC Register**

15	14	13	12	11	10	9	8
RESERVED				VSYS_ADC			
R-0h				R-0h			
7	6	5	4	3	2	1	0
VSYS_ADC							RESERVED
R-0h							R-0h

**表 8-42. REG0x32\_VSYS\_ADC Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
15:13	RESERVED	R	0h		Reserved
12:1	VSYS_ADC	R	0h		VSYS ADC reading POR: 0mV (0h) Range: 0mV-5572mV (0h-AF0h) Clamped High Bit Step: 1.99mV
0	RESERVED	R	0h		Reserved

### 8.6.2.35 REG0x34\_TS\_ADC Register (Address = 34h) [Reset = 0000h]

REG0x34\_TS\_ADC is shown in [図 8-51](#) and described in [表 8-43](#).

Return to the [Summary Table](#).

TS ADC

**図 8-51. REG0x34\_TS\_ADC Register**

15	14	13	12	11	10	9	8
RESERVED				TS_ADC			
R-0h				R-0h			
7	6	5	4	3	2	1	0
TS_ADC							
R-0h							

**表 8-43. REG0x34\_TS\_ADC Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
15:12	RESERVED	R	0h		Reserved
11:0	TS_ADC	R	0h		TS ADC reading as TS pin voltage in percentage of bias reference. Valid with TS pin bias reference active. POR: 0%(0h) Range: 0% - 98.3103% (0h-3FFh) Clamped High Bit Step: 0.0961%

#### 8.6.2.36 REG0x36\_TDIE\_ADC Register (Address = 36h) [Reset = 0000h]

REG0x36\_TDIE\_ADC is shown in [図 8-52](#) and described in [表 8-44](#).

Return to the [Summary Table](#).

TDIE ADC

**図 8-52. REG0x36\_TDIE\_ADC Register**

15	14	13	12	11	10	9	8
RESERVED				TDIE_ADC			
R-0h				R-0h			
7	6	5	4	3	2	1	0
TDIE_ADC							
R-0h							

**表 8-44. REG0x36\_TDIE\_ADC Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
15:12	RESERVED	R	0h		Reserved
11:0	TDIE_ADC	R	0h		TDIE ADC reading Reported in 2 's Complement. POR: 0°C(0h) Format: 2s Complement Range: -40°C - 140°C (FB0h-118h) Clamped Low Clamped High Bit Step: 0.5°C

### 8.6.2.37 REG0x38\_Part\_Information Register (Address = 38h) [Reset = 02h]

REG0x38\_Part\_Information is shown in [図 8-53](#) and described in [表 8-45](#).

Return to the [Summary Table](#).

Part Information

**図 8-53. REG0x38\_Part\_Information Register**

7	6	5	4	3	2	1	0
RESERVED		PN			DEV_REV		
R-0h		R-0h			R-2h		

**表 8-45. REG0x38\_Part\_Information Register Field Descriptions**

Bit	Field	Type	Reset	Notes	Description
7:6	RESERVED	R	0h		Reserved
5:3	PN	R	0h		Device Part number 2h = BQ25628 6h = BQ25629
2:0	DEV_REV	R	2h		Device Revision

## 9 Application and Implementation

### 注

以下のアプリケーション情報は、TI の製品仕様に含まれるものではなく、TI ではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

### 9.1 Application Information

A typical application consists of the device configured as an I<sup>2</sup>C controlled power path management device and a single cell battery charger for Li-Ion and Li-polymer batteries used in a wide range of smartphone and other portable devices. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET Q4) between the system and battery. The device also integrates a bootstrap diode for the high-side gate drive.

### 9.2 Typical Application




図 9-1. BQ25628 Application Diagram




図 9-2. BQ25629 Application Diagram

## 9.2.1 Design Requirements

表 9-1. Design Requirements

PARAMETER	VALUE
VBUS range	3.9 -18.0 V
Input current limit (REG0x06-0x07)	3200 mA
Fast charge current (REG0x02-0x03)	320 mA
Minimum system voltage (REG0x0E-0x0F)	3520 mV
Battery regulation voltage (REG0x04-0x05)	4200 mV

## 9.2.2 Detailed Design Procedure

### 9.2.2.1 Inductor Selection

The 1.5-MHz switching frequency allows the use of small inductor and capacitor values to maintain an inductor saturation current higher than the charging current ( $I_{CHG}$ ) plus half the ripple current ( $I_{RIPPLE}$ ):

$$I_{SAT} \geq I_{CHG} + (1/2) I_{RIPPLE} \quad (4)$$

The inductor ripple current depends on the input voltage ( $V_{VBUS}$ ), the duty cycle ( $D = V_{BAT}/V_{VBUS}$ ), the switching frequency ( $f_S$ ) and the inductance ( $L$ ).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{f_S \times L} \quad (5)$$

The maximum inductor ripple current occurs when the duty cycle ( $D$ ) is approximately 0.5. Usually inductor ripple is designed between 20% and 40% of the maximum charging current as a trade-off between inductor size and efficiency.

#### 9.2.2.2 Input Capacitor

Design input capacitance to provide enough ripple current rating to absorb input switching ripple current. The worst case RMS ripple current is half of the charging current when duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current  $I_{CIN}$  occurs where the duty cycle is closest to 50% and can be estimated using 式 6.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)} \quad (6)$$

Low ESR ceramic capacitor such as X7R or X5R is preferred for input decoupling capacitor and should be placed as close as possible to the drain of the high-side MOSFET (PMID) and source of the low-side MOSFET (GND). Voltage rating of the capacitor must be higher than normal input voltage level. A rating of 25-V or higher capacitor is preferred for 15 V input voltage. 10-μF ceramic capacitor is suggested for typical of 2.0A charging current.

#### 9.2.2.3 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. 式 7 shows the output capacitor RMS current  $I_{COUT}$  calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE} \quad (7)$$


The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{SYS} = \frac{V_{SYS}}{8 \times L \times C_{SYS} \times f_{SW}^2} \left( 1 - \frac{V_{SYS}}{V_{VBUS}} \right) \quad (8)$$

At certain input and output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.


The charger device has internal loop compensation optimized for  $\geq 10$ -μF ceramic output capacitor. The preferred ceramic capacitor is 10-V rating, X7R or X5R.

## 9.2.3 Application Curves




$V_{VBUS} = 5\text{ V}$   
 $I_{CHG} = 1\text{ A}$   
 $V_{BAT} = 3.2\text{ V}$

図 9-3. Power-Up with Charge Enabled




$V_{VBUS} = 5\text{ V}$   
 $I_{CHG} = 1\text{ A}$   
 $V_{BAT} = 3.2\text{ V}$

図 9-4. Power-Down




$V_{VBUS} = 5\text{ V}$   
 $I_{CHG} = 1\text{ A}$   
 $V_{BAT} = 3.2\text{ V}$

図 9-5. Charge Enable




$V_{VBUS} = 5\text{ V}$   
 $I_{CHG} = 1\text{ A}$   
 $V_{BAT} = 3.2\text{ V}$

図 9-6. Charge Disable






$V_{BAT} = 3.2\text{ V}$   
図 9-7. System Reset by QON without VBUS Present



$V_{VBUS} = 5\text{ V}$   
 $I_{CHG} = 480\text{mA}$   
 $V_{BAT} = 3.2\text{ V}$   
図 9-8. System Reset by QON with VBUS Present








 $V_{VBUS} = 5\text{ V}$   
 $I_{SYS} = 50\text{ mA}$ 
 $V_{BAT} = 3.2\text{ V}$   
 Charge Disabled

 **9-9. PFM Switching in Buck Mode**

 $V_{VBUS} = 5\text{ V}$   
 $I_{CHG} = 1\text{ A}$ 
 $V_{VBAT} = 3.2\text{ V}$ 
 **9-10. PWM Switching in Buck Mode**

 $V_{VBUS} = 5\text{ V}$   
 $I_{SYS}$  from 0 A to 1 A

 $V_{BAT} = 3.2\text{ V}$ 


Charge Disabled

 **9-11. System Load Transient**

 $V_{BAT} = 3.8\text{ V}$   
 $I_{BOOST} = 100\text{ mA}$ 
 $V_{BOOST} = 5.04\text{ V}$ 
 **9-12. Boost Mode Power Up**

 $V_{BAT} = 3.8\text{ V}$   
 $I_{BOOST} = 100\text{ mA}$ 
 $V_{BOOST} = 5.04\text{ V}$ 
 **9-13. Boost Mode Power Down**

 $V_{BAT} = 3.8\text{ V}$   
 $I_{BOOST} = 50\text{ mA}$ 
 $V_{BOOST} = 5.04\text{ V}$ 
 **9-14. PFM Switching in Boost Mode**



$V_{BAT} = 3.8 \text{ V}$   $V_{BOOST} = 5.04 \text{ V}$   
 $I_{BOOST} = 1 \text{ A}$

図 9-15. PWM Switching in Boost Mode



$V_{BAT} = 3.8 \text{ V}$   $V_{BOOST} = 5.04 \text{ V}$   
 $I_{BOOST}$  from 5 mA to 500 mA

図 9-16. Boost Mode Load Transient

## 10 Power Supply Recommendations

In order to provide an output voltage on SYS, the device requires a power supply between 3.9 V and 18.0 V input with at least 100-mA current rating connected to VBUS or a single-cell Li-Ion battery with voltage >  $V_{BATUVLO}$  connected to BAT.

## 11 Layout


### 11.1 Layout Guidelines

The switching node rise and fall times should be minimized for lowest switching loss. Proper layout of the components to minimize high frequency current path loop (see [Figure 11-1](#)) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

1. For lowest switching noise during forward/charge mode, place the decoupling capacitor CPMID1 and then bulk capacitor CPMID2 positive terminals as close as possible to PMID pin. Place the capacitor ground terminal close to the GND pin using the shortest copper trace connection or GND plane on the same layer as the IC. See [Figure 11-2](#).
2. For lowest switching noise during reverse/OTG mode, place the CSYS1 and CSYS2 output capacitors' positive terminals near the SYS pin. The capacitors' ground terminals must be via'd down through multiple vias to an all ground internal layer that returns to IC GND pin through multiple vias under the IC. See [Figure 11-2](#).
3. Since REGN powers the internal gate drivers, place the CREGN capacitor positive terminal close to REGN pin to minimize switching noise. The capacitor's ground terminal must be via'd down through multiple vias to an all ground internal layer that returns to IC GND pin through multiple vias under the IC. See [Figure 11-2](#).
4. Place the CVBUS and CBAT capacitors positive terminals as close to the VBUS and BAT pins as possible. The capacitors' ground terminals must be via'd down through multiple vias to an all ground internal layer that returns to IC GND pin through multiple vias under the IC. See [Figure 11-2](#).
5. Place the inductor input pin near the positive terminal of the SYS pin capacitors. Due to the PMID capacitor placement requirements, the inductor's switching node terminal must be via'd down with multiple vias to a second internal layer with a wide trace that returns to the SW pin with multiple vias. See [Figure 11-3](#). Using multiple vias ensures that the vias additional resistance is negligible compared to the inductor's dc resistance and therefore does not impact efficiency. The vias additional series inductance is negligible compared to the inductor's inductance.
6. Place the BTST capacitor on the opposite side from the IC using vias to connect to the BTST pin and SW node. See [Figure 11-4](#).
7. A separate analog GND plane for non-power related resistors and capacitors is not required if those components are placed away from the power components traces and planes.
8. Ensure that the I2C SDA and SCL lines are routed away from the SW node.

Additionally, it is important that the PCB footprint and solder mask for the BQ25628 cover the entire length of each of the pins. GND, SW, PMID, SYS and BAT pins extend further into the package than the other pins. Using the entire length of these pins reduces parasitic resistance and increases thermal conductivity from the package into the board.

### 11.2 Layout Example



**Figure 11-1. High Frequency Current Path**




図 11-2. Layout Example: Top Layer (red) and All PGND Internal Layer 2 (brown)




図 11-3. Layout Example: Inner Layer 3 (AGND pour; SW node pour; signal routing)




図 11-4. Layout Example: Bottom Layer X-Ray From Top (PGND pour; BTST capacitor; redundant SW, SYS and BAT pours)

## 12 Device and Documentation Support

### 12.1 Device Support

#### 12.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

### 12.2 Documentation Support

#### 12.2.1 Related Documentation

For related documentation see the following:

- [BQ25601 and BQ25601D \(PWR877\) Evaluation Module User's Guide](#)

### 12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[www.tij.co.jp](http://www.tij.co.jp) のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.4 サポート・リソース

テキサス・インスツルメンツ E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計に必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの[使用条件](#)を参照してください。

### 12.5 Trademarks

テキサス・インスツルメンツ E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

### 12.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

### 12.7 用語集

[テキサス・インスツルメンツ用語集](#) この用語集には、用語や略語の一覧および定義が記載されています。

## 13 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision B (February 2024) to Revision C (February 2025)	Page
• Removed 1.5A and 3A IBAT_PK Settings.....	8
• Changed T <sub>ADC_CONV</sub> Typical values.....	8
• Corrected description of IBUS_ADC.....	8
• Deleted "The converter is in constant-voltage regulation" from <a href="#">セクション 8.3.5.3</a> .....	25
• Changed recommended values of RT1 and RT2 in <a href="#">セクション 8.3.5.4.2</a> .....	26
• Changed recommended values of RT1 and RT2 in <a href="#">セクション 8.3.5.4.3</a> .....	27



• Updated description of ADC behavior in HIZ Mode in <a href="#">セクション 8.3.7</a> .....	30
• Updated references to BATFET_DLY timing in <a href="#">セクション 8.3.9.1</a> .....	32
• Changed 'VBUS_OVP_STAT' to 'VBUS_FAULT_STAT' in <a href="#">セクション 8.3.10.2.1</a> .....	34
• Updated wait times related to I2C communication in <a href="#">セクション 8.5.1</a> .....	39
• Deleted IBAT_PK 1.5A and 3A Settings in Register Map.....	42
• Added Notes column to Register Map.....	42

#### Changes from Revision A (January 2024) to Revision B (February 2024)

Page

• Changed T <sub>TOP_OFF</sub> Typical and Maximum Limit.....	16
• Changed T <sub>SAFETY_TRKCHG</sub> Typical and Maximum Limit.....	16
• Changed T <sub>SAFETY_PRECHG</sub> Typical and Maximum Limit.....	16
• Changed T <sub>SAFETY</sub> Typical and Maximum Limit.....	16
• Changed T <sub>BATFET_DLY</sub> Typical Value.....	16
• Changed T <sub>SM_EXIT</sub> Typical and Maximum Limit.....	16
• Changed T <sub>QON_RST</sub> Typical and Maximum Limit.....	16
• Changed T <sub>BATFET_RST</sub> Typical Value.....	16
• Changed T <sub>LP_WDT</sub> Typical Value.....	16
• Changed T <sub>WDT</sub> Typical Value.....	16
• Added I <sup>2</sup> C timing requirements for fast mode and fast mode plus in <a href="#">セクション 8.5.1</a> .....	39
• Changed TOPOFF_TMR values in Charge_Control_0 Register Description, PRECHG_TMR and CHG_TMR values in Charge_Timer_Control Register Description, and WATCHDOG values in Charger_Control_1 Register Description.....	42
• Updated behavior of IBAT_ADC in IBAT_ADC Register Description.....	42

#### Changes from Revision \* (December 2022) to Revision A (January 2024)

Page




• 充電終了機能に「5mA～310mA、5mA ステップ」を追加.....	1
• IEC 62368-1 CB 認証を追加.....	1
• BQ25628/629 のアプリケーション概略図を変更.....	1
• 「概要 (続き)」のテキストを変更.....	3
• Changed D+/D- USB Detection from Yes to No for BQ25618 in <a href="#">セクション 5</a> .....	4
• Changed t <sub>RST</sub> to t <sub>QON_RST</sub> in QON pin description.....	5
• Added Maximum limit to V <sub>POORSRC</sub> .....	8
• Updated V <sub>TS_COLD</sub> , V <sub>TS_COLDZ</sub> , V <sub>TS_COOL</sub> , V <sub>TS_COOLZ</sub> , V <sub>TS_WARM</sub> , V <sub>TS_WARMZ</sub> , V <sub>TS_HOT</sub> , and V <sub>TS_HOTZ</sub> . Updated VBUS_ADC, VPMID_ADC, and TDIE_ADC. Removed t <sub>PMID_OVP_PROP</sub> and t <sub>PMID_OVP_FALL</sub> .....	8
• Changed IBAT_ADC LSB from 2mA to 4mA.....	8
• Removed typical specs for t <sub>VBUS_OVP_PROP</sub> , T <sub>POORSRC_RETRY</sub> , t <sub>POORSRC_RESTART</sub> , t <sub>VBUS_PD</sub> , t <sub>TERM_DGL</sub> , t <sub>RECHG_DGL</sub> .....	16
• Clarified register conditions for T <sub>TOP_OFF</sub> specifications.....	16
• Clarified behavior of JEITA Charge Rate Scaling.....	28
• Deleted <i>When the charger enters HIZ mode, the ADC is disabled.</i> from <a href="#">セクション 8.3.7</a> .....	30
• Added <a href="#">セクション 8.3.8.1</a> .....	30
• Added <a href="#">セクション 8.3.10</a> .....	33
• Changed VBUS_ADC from 19850mV and 1388h to 18000mV and 11B6h in REG0x2C_VBUS_ADC Register Field Descriptions.....	42
• Changed VPMID_ADC from 19850mV and 1388h to 18000mV and 11B6h in REG0x2E_VPMID_ADC Register Field Descriptions.....	42
• Changed TDIE_ADC from 150°C and 12Ch to 140°C and 118h in REG0x36_TDIE_ADC Register Field Descriptions.....	42



## BQ25628, BQ25629

JAJSKU9C – DECEMBER 2022 – REVISED FEBRUARY 2025

---

• Changed Q1_FULLON, BATFET_CTRL_WVBUS bit access type from R to RW and TDIE_ADC bit access type from RW to R.....	42
• Changed bit 11 to Reserved, ICHG Reset from X to 8h in Register Fields and Descriptions for REG0x02_Charge_Current_Limit register.....	42
• Changed bit 8 to Reserved in Register Fields and Descriptions for REG0x10_Pre-charge_Control register..	42
• Changed bit 8 to Reserved in Register Fields and Descriptions for REG0x12_Termination_Control register	42
• Changed  9-3 .....	73
• Changed  9-4 .....	73
• Changed  9-11 .....	73

---

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">BQ25628RYKR</a>	Active	Production	WQFN-HR (RYK)   18	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 85	BQ628
BQ25628RYKR.A	Active	Production	WQFN-HR (RYK)   18	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 85	BQ628
<a href="#">BQ25629RYKR</a>	Active	Production	WQFN-HR (RYK)   18	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 85	BQ629
BQ25629RYKR.A	Active	Production	WQFN-HR (RYK)   18	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 85	BQ629

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25628RYKR	WQFN-HR	RYK	18	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q2
BQ25629RYKR	WQFN-HR	RYK	18	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q2


## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25628RYKR	WQFN-HR	RYK	18	3000	210.0	185.0	35.0
BQ25629RYKR	WQFN-HR	RYK	18	3000	210.0	185.0	35.0


PLASTIC QUAD FLATPACK- NO LEAD



4226526/A 02/2021


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.





PLASTIC QUAD FLATPACK- NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.100 mm THICK STENCIL  
SCALE: 20X

4226526/A 02/2021

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適したテキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、[テキサス・インスツルメンツの販売条件](#)、または [ti.com](https://www.ti.com) やかかるテキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated