





参考資料

BQ25302

JAJSQH4 – OCTOBER 2020

BQ25302 スタンドアロン 1 セル 2.0A 降圧バッテリ・チャージャ

1 特長

- スタンドアロン充電器と構成が容易
- 高効率 1.2MHz 同期整流スイッチモード降圧充電器
 - 5V 入力から 1A で 94.3% の充電効率
- 1 つの入力で USB 入力およびに対応
 - 4.1V~6.2V 入力電圧範囲に対応、入力電圧の絶対最大定格 28V
 - 入力電圧のダイナミック・パワー・マネージメント (VINDPM) によるバッテリ電圧トラッキング
- 高集積
 - 逆方向ブロッキングと同期スイッチング MOSFET を内蔵
 - 内部入力および充電電流センス
 - ループ補償内蔵
 - ブートストラップ・ダイオードを内蔵
- 4.1V/4.2V/4.35V/4.4V の充電電圧
- 2.0A の最大高速充電電流
- 4.5V V_{BAT} で 200nA の低バッテリ・リーク電流
- IC ディスエーブル・モードで 4µA の VBUS 消費電流
- 120℃での充電電流の熱レギュレーション
- プリチャージ電流: 高速充電電流の 10%
- 終了電流:高速充電電流の10%
- 充電精度
 - ±0.5% の充電電圧レギュレーション
 - ±10% の充電電流レギュレーション
- 安全性
 - サーマル・レギュレーションおよびサーマル・シャットダウン
 - 入力低電圧誤動作防止 (UVLO) および過電圧保護 (OVP)
 - バッテリ過充電保護
 - プリチャージおよび高速充電用の安全タイマ
 - 電流設定ピン ICHG が断線または短絡している場合、充電はディスエーブルになります
 - 低温 / 高温バッテリ温度保護
 - STATピンでの異常検出出力
- WQFN 3x3-16 パッケージで供給

2 アプリケーション

- ワイヤレス・スピーカー
- バーコード・スキャナー
- ・ゲーム
- スタンド型チャージャ
- コードレス電動工具
- ビル・オートメーション
- 医療用


3 概要

BQ25302 は、シングル・セル・リチウムイオンおよびリチウムポリマ バッテリ用の高集積スタンドアロン・スイッチモード・バッテリ・チャージャです。BQ25302 は、4.1V~6.2Vの入力電圧と 2A の高速充電に対応しています。このデバイスには電流センシング・トポロジが内蔵されているため、高い充電効率と低い BOM コストを実現できます。クラス最高の 200nA 低静止電流を実現したこのデバイスは、バッテリのエネルギーを節約し、ポータブル・デバイスの保管時間を最大化します。BQ25302 は、3×3 WQFN パッケージで供給されるため、2 層レイアウトが簡単で、スペースに制約のあるアプリケーションに適しています。

製品情報

部品番号 (1)	パッケージ	本体サイズ (公称)
BQ25302	RTE	3.00mm × 3.00mm

(1) 利用可能なパッケージについては、このデータシートの末尾にある注文情報を参照してください。



簡略化されたアプリケーション



Table of Contents

1	特長	1
	アプリケーション	
	概要	
	Revision History	
	概要 (続き)	
	Pin Configuration and Functions	
	Specifications	
•	7.1 Absolute Maximum Ratings	
	7.2 ESD Ratings	
	7.3 Recommended Operating Conditions	
	7.4 Thermal Information	
	7.5 Electrical Characteristics	
	7.6 Timing Requirements	
	7.7 Typical Characteristics	
8	Detailed Description	
Ī	8.1 Overview	
	8.2 Functional Block Diagram	
	8.3 Feature Description	
	8.4 Device Functional Modes	

9 Application and implementation	19
9.1 Application Information	19
9.2 Typical Applications	
10 Power Supply Recommendations	26
11 Layout	27
11.1 Layout Guidelines	
11.2 Layout Example	
12 デバイスおよびドキュメントのサポート	<mark>29</mark>
12.1 デバイスのサポート	29
12.2ドキュメントのサポート	29
12.3ドキュメントの更新通知を受け取る方法	29
12.4 サポート・リソース	29
12.5 Trademarks	
12.6 静電気放電に関する注意事項	29
12.7 用語集	
13 Mechanical, Packaging, and Orderable	
Information	30

4 Revision History

DATE	REVISION	NOTES
October 2020	*	Initial release.

English Data Sheet: SLUSCZ3



5 概要 (続き)

BQ25302 は 4.1V~6.2V の入力をサポートしており、シングル・セル・バッテリを充電できます。 BQ25302 は シングル・セル・バッテリに最大 2A の連続高速充電電流を供給します。このデバイスは、ポータブル・デバイス用の高速充電を特長としています。入力電圧レギュレーションにより、入力電源からバッテリに最大の充電電力を供給します。このソリューションは、入力逆方向ブロッキング FET (RBFET、Q1)、ハイサイド・スイッチング FET (HSFET、Q2)、ローサイド・スイッチング FET (LSFET、Q3) と高度に統合されています。

BQ25302 は、ロスレスの内蔵電流センシング機能を搭載しており、部品点数を最小限に抑えて電力損失と BOM コストを低減します。また、ハイサイド・ゲート・ドライブおよびバッテリ温度監視用のブートストラップ・ダイオードが内蔵されているため、システム設計を簡素化できます。このデバイスは、ホスト制御なしで、充電サイクルの開始から完了までを実行できます。BQ25302 の充電電圧と充電電流は、外付け抵抗で設定されます。BQ25302 はスタートアップ時の充電電圧設定を検出し、バッテリ短絡、プリコンディショニング、定電流、定電圧という 4 つのフェーズでバッテリを充電します。充電サイクルの終わりに、充電電流が終端電流のスレッショルドを下回り、かつバッテリ電圧が再充電スレッショルドを上回ると、充電器は自動的に処理を終了します。バッテリ電圧が再充電スレッショルドを下回ると、充電器は自動的に処理を終了します。バッテリ電圧が再充電スレッショルドを下回ると、充電器は自動的にまた充電サイクルを開始します。この充電器は、負の温度係数 (NTC) サーミスタに基づくバッテリ温度監視、充電安全タイマ、入力過電圧および過電流保護、バッテリ過電圧保護など、バッテリ充電とシステム動作のためのさまざまな安全機能を備えています。ピンの断線および短絡保護も内蔵されており、充電電流設定ピン ICHG が誤って断線または GND へ短絡した場合に保護されます。サーマル・レギュレーションにより充電電流が制御され、大電力動作時や高い周囲温度条件時にダイの温度が制限されます。

STAT ピン出力により、充電状態とフォルト状態がレポートされます。入力電圧が除去されると、デバイスは自動的に HiZ モードに移行し、バッテリから充電器デバイスへのリーク電流が非常に低くなります。 BQ25302 は 3mm × 3mm の薄型 WQFN パッケージで供給されます。



6 Pin Configuration and Functions




図 6-1. RTE Package 16-Pin WQFN Top View

表 6-1. Pin Functions

	PIN	I/O ⁽¹⁾	DECORPORTION	
NAME	NO.	1/0(1)	DESCRIPTION	
VBUS	1	Р	Charger Input Voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 2.2uF ceramic capacitor from VBUS to GND and place it as close as possible to IC.	
PMID	16	Р	Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of high-side MOSFET (HSFET). Place ceramic 10µF on PMID to GND and place it as close as possible to IC.	
sw	13,14	Р	ching node. Connected to output inductor. Internally SW is connected to the source of the n-channel ET and the drain of the n-channel LSFET. Connect the 0.047µF bootstrap capacitor from SW to BTS	
втѕт	15	Р	High-Side FET Driver Supply. Internally, the BTST is connected to the cathode of the internal boost-strap diode. Connect the 0.047μF bootstrap capacitor from SW to BTST.	
GND	11,12	Р	Ground. Connected directly to thermal pad on the top layer. A single point connection is recommended between power ground and analog ground near the IC GND pins.	
REGN	2	Р	Low-Side FET driver positive supply output. Connect a 2.2µF ceramic capacitor from REGN to GND. The capacitor should be placed close to the IC.	
BAT	10	AI	Battery Voltage Sensing Input. Connect this pin to the positive terminal of the battery pack and the node of inductor output terminal. 10-µF capacitor is recommended to connect to this pin.	
TS	7	Al	Battery Temperature Protection Voltage Input. Connect a negative temperature coefficient thermistor (NTC). Program temperature window with a resistor divider from REGN to TS and TS to GND. Charge suspends when TS pin voltage is out of range. When TS pin is not used, connect a 10-kΩ resistor from REGN to TS and a 10-kΩ resistor from TS to GND. It is recommended to use a 103AT-2 thermistor.	
ICHG	4	Al	Charge current program input. Connect a 1% resistor RICHG from this pin to ground to program the charge current as ICHG = $K_{\rm ICHG}$ / $K_{\rm ICHG}$ ($K_{\rm ICHG}$ = 40,000). No capacitor is allowed to connect at this pin. When ICHG pin is pulled to ground or left open, the charger stop switching and STAT pin starts blinking.	
STAT	3	AO	Charge Status Indication Output. This pin is open drain output. Connect this pin to REGN via a current limiting resistor and LED. The STAT pin indicates charger status as: Charge in progress: STAT pin is pulled LOW Charge completed, charge disabled by EN: STAT pin is OPEN Fault conditions: STAT pin blinks.	
VSET	9	Al	Charge Voltage Setting Input. VSET pin sets battery charge voltage. Program battery regulation voltage with a resistor pull-down from VSET to GND: • Floating (R > $200k\Omega\pm10\%$): $4.1V$ • Shorted to GND (R < 510Ω): $4.2V$ • R = $51k\Omega\pm10\%$: $4.35V$ • R = $10k\Omega\pm10\%$: $4.4V$ The maximum allowed capacitance on this pin is $50pF$.	

English Data Sheet: SLUSCZ3



表 6-1. Pin Functions (continued)

NAME NO.		I/O ⁽¹⁾	DESCRIPTION
		1/0	DESCRIPTION
POL 5		Al	This pin must be floating.
EN	EN 6 Al Device Disable Input. The device is enabled with EN pin floating or pulled low. The device is disabled if EN pin is pulled high.		
NC 8 -		-	No connection. Keep this pin floating or grounded.
Thermal Pad	17	-	Ground reference for the device that is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad should be tied externally to a ground plane. Ground layer(s) are connected to thermal pad through vias under thermal pad.

⁽¹⁾ Al = Analog input, AO = Analog Output, AIO = Analog input Output, DI = Digital input, DO = Digital Output, DIO = Digital input Output, P = Power

English Data Sheet: SLUSCZ3



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	RAMETER	MIN	MAX	UNIT
foltage Range (with respect to GND) foltage Range (with respect to GND) output Sink Current unction temperature	VBUS (converter not switching)	-2	28	V
	PMID(converter not switching)	-0.3V	28	V
/oltage Range (with respect to GND) /oltage Range (with respect to GND) Output Sink Current unction temperature	SW	-2V ⁽³⁾	20	V
	BTST	-0.3V	25.5	V
	STAT	-0.3V	5.5	V
Voltage Dange (with respect to CND)	BAT	-0.3V	11	V
voltage Range (with respect to GND)	BTST to SW	-0.3V	28 28 20 25.5 5.5 11 5.5 5.5 5.5 5.5 5.5 6.2 11 ⁽²⁾ 6 20 150	V
	ICHG	-2 28 -0.3V 28 -2V(3) 20 -0.3V 25.5 -0.3V 5.5	V	
	REGN	-0.3V	5.5	V
	POL	-0.3V	5.5	V
	/EN	-0.3V	5.5	V
	TS	-0.3V	5.5	V
Voltage Range (with respect to GND)	VSET	-0.3V	11 ⁽²⁾	V
Output Sink Current	STAT		6	mA
Output Sirik Current	REGN		20	mA
Junction temperature	TJ	-40C	150	°C
Storage temperature	T _{stg}	-65C	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The absolute maximum rating is specified at 11V DC voltage and up to 13V for a maximum 100us
- (3) -3V for 10ns transient

7.2 ESD Ratings

				VALUE	UNIT
V _(ESD)		Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
	ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM	MAX	UNIT
V _{VBUS}	Input voltage	4.1		6.2	V
V _{BAT}	Battery voltage			4.4	V
I _{VBUS}	Input current			2	Α
I _{SW}	Output current (SW)			2	Α
T _A	Ambient temperature	-40		85	°C
L	Effective inductance	0.7	1		μΗ
C _{VBUS}	Effective VBUS capacitance	1.1	2.2		μF
C _{PMID}	Effective PMID capacitance	5	10		μF

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

7.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM	MAX	UNIT
C _{BAT}	Effective BAT capacitance	5	10		μF

7.4 Thermal Information

	THERMAL METRIC	DEVICE	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (JEDEC ⁽¹⁾)	45.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	48.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.0	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	19.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	7.9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

 $V_{VBUS_UVLOZ} < V_{VBUS_OVP}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to +125°C, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

(unless otherwise						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CUR	RENT					
I _{VBUS_REVS}	VBUS reverse current from BAT/SW to VBUS, T _J = -40°C - 85°C	$V_{BAT} = V_{SW} = 4.5V$, V_{BUS} is shorted to GND, measure V_{BUS} reverse current		0.07	3	μA
I _{Q_VBUS_DIS}	VBUS leakage current in disable mode, T _J = -40°C - 85°C	V _{BUS} = 5V, V _{BAT} = 4V, charger is disabled, /EN is pulled high			4.1	μA
I _{Q_BAT_DIS}	Leakage current from battery in disable mode, T _J = -40°C - 65°C	V _{BUS} = 5V, V _{BAT} = 4V, charger is disabled, POL is grounded /EN is floating			1.0	μA
I _{Q_BAT_HIZ}	BAT and SW pin leakage current in HiZ mode, T _J = -40°C - 65°C	V _{BAT} = V _{SW} = 4.5V, V _{BUS} floating		0.17	1.0	μA
VBUS POWER UP	,					
V _{VBUS_OP}	V _{BUS} operating range		4.1		6.2	V
V _{VBUS_UVLOZ}	V _{BUS} power on reset	V _{BUS} rising	3.0		3.80	V
V _{VBUS_UVLOZ_HYS}	V _{BUS} power on reset hysteresis	V _{BUS} falling		250		mV
V _{VBUS_LOWV}	A condition to turnon REGN	V _{BUS} rising, REGN turns on, V _{BAT} = 3.2V	3.8	3.90	4.00	V
V _{VBUS_LOWV_HYS}	A condition to turnon REGN, hysteresis	V _{BUS} falling, REGN turns off, V _{BAT} = 3.2V		300		mV
V _{SLEEP}	Enter sleep mode threshold	V _{BUS} falling, V _{BUS} - VBAT, V _{VBUS_LOWV} < V _{BAT} < V _{BATREG}	30	60	100	mV
V _{SLEEPZ}	Exit sleep mode threshold	V _{BUS} rising, V _{BUS} - V _{BAT} , V _{VBUS_LOWV} < V _{BAT} < V _{BATREG}	110	157	250	mV
V _{VBUS_OVP_RISE}	V _{BUS} overvoltage rising threshold	V _{BUS} rising, converter stops switching	6.20	6.40	6.60	V
V _{VBUS_OVP_HYS}	V _{BUS} overvoltage falling hysteresis	V _{BUS} falling, converter stops switching		500		mV
MOSFETS						
R _{DSON_Q1}	Top reverse blocking MOSFET on- resistance between VBUS and PMID (Q1)	V _{REGN} = 5V		40	65	mΩ
R _{DSON_Q2}	High-side switching MOSFET on- resistance between PMID and SW (Q2)	V _{REGN} = 5V		50	82	mΩ



7.5 Electrical Characteristics (continued)

 $V_{VBUS_UVLOZ} < V_{VBUS_OVP}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to +125°C, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

R _{DSON_Q3} resi (Q3 BATTERY CHARGER V _{BATREG} Cha I _{CHG} Cha I _{TERM} Terr	w-side switching MOSFET on- istance between SW and GND 3) arge voltage regulation arge current regulation mination current	$V_{REGN} = 5V$ $VSET pin floating, T_J = -40^{\circ}C \text{ to } +85^{\circ}C$ $VSET pin is grounded, T_J = -40^{\circ}C \text{ to } +85^{\circ}C$ $Connect VSET pin to 51kΩ resistor, T_J = -40^{\circ}C \text{ to } +85^{\circ}C$ $Connect VSET pin to 10kΩ resistor, T_J = -40^{\circ}C \text{ to } +85^{\circ}C$ $ICHG set at 1.72A \text{ with } R_{ICHG} = 23.2kΩ, V_{BAT} = 3.8V, V_{BUS} = 5V$ $ICHG set at 1.0A \text{ with } RICHG = 40.2kΩ, V_{BAT} = 3.8V, V_{BUS} = 5V$ $ICHG set at 0.5A \text{ with } R_{ICHG} = 78.7kΩ, V_{BAT} = 3.8V, V_{BUS} = 5V$ $ICHG = 1.72A, 10\% \text{ of } ICHG, RICHG = 23.2kΩ, BATREG = 4.2V, VBUS = 5V$ $ICHG = 1.0A, 10\% \text{ of } ICHG, RICHG = 40.2kΩ, BATREG = 4.2V, VBUS = 5V$ $ICHG = 1.0A, 10\% \text{ of } ICHG, RICHG = 40.2kΩ, BATREG = 4.2V, VBUS = 5V$ $ICHG = 1.0A, 10\% \text{ of } ICHG, RICHG = 40.2kΩ, BATREG = 4.2V, VBUS = 5V$	4.078 4.178 4.328 4.376 1.55 0.90 0.40	4.100 4.200 4.350 4.400 1.72 1.00 0.517	4.118 4.218 4.371 4.418 1.89 1.10 0.60	mΩ V V V A A A
V _{BATREG} Cha I _{CHG} Cha I _{TERM} Terr	arge current regulation mination current	VSET pin is grounded, T_J = -40°C to +85°C Connect VSET pin to 51kΩ resistor, T_J = -40°C to +85°C Connect VSET pin to 10kΩ resistor, T_J = -40°C to +85°C Connect VSET pin to 10kΩ resistor, T_J = -40°C to +85°C ICHG set at 1.72A with R_{ICHG} =23.2kΩ, V_{BAT} = 3.8V, V_{BUS} = 5V ICHG set at 1.0A with RICHG=40.2kΩ, V_{BAT} = 3.8V, V_{BUS} = 5V ICHG set at 0.5A with R_{ICHG} =78.7kΩ, V_{BAT} = 3.8V, V_{BUS} = 5V ICHG = 1.72A, 10% of ICHG, R_{ICHG} =23.2kΩ, R_{ICHG} =40.2kΩ, R_{ICHG} =40.2kΩ, R_{ICHG} =40.2kΩ, R_{ICHG} =40.2kΩ, R_{ICHG} =40.2kΩ, R_{ICHG} =4.2V, R_{ICHG} =40.2kΩ, R_{ICHG} =4.2V, R_{ICHG} =40.2kΩ, R_{ICHG} =4.2V, R_{ICHG} 4.2V, R_{ICHG} 4.2V, R_{ICHG} 4.2V, R_{ICHG} 4.2V, R_{ICHG} 4.2V, R_{ICHG} 4.2V, R_{IC	4.178 4.328 4.376 1.55 0.90	4.200 4.350 4.400 1.72 1.00	4.218 4.371 4.418 1.89 1.10 0.60	V V V A
I _{CHG} Cha	arge current regulation mination current	VSET pin is grounded, T_J = -40°C to +85°C Connect VSET pin to 51kΩ resistor, T_J = -40°C to +85°C Connect VSET pin to 10kΩ resistor, T_J = -40°C to +85°C Connect VSET pin to 10kΩ resistor, T_J = -40°C to +85°C ICHG set at 1.72A with R_{ICHG} =23.2kΩ, V_{BAT} = 3.8V, V_{BUS} = 5V ICHG set at 1.0A with RICHG=40.2kΩ, V_{BAT} = 3.8V, V_{BUS} = 5V ICHG set at 0.5A with R_{ICHG} =78.7kΩ, V_{BAT} = 3.8V, V_{BUS} = 5V ICHG = 1.72A, 10% of ICHG, R_{ICHG} =23.2kΩ, R_{ICHG} =40.2kΩ, R_{ICHG} =40.2kΩ, R_{ICHG} =40.2kΩ, R_{ICHG} =40.2kΩ, R_{ICHG} =40.2kΩ, R_{ICHG} =4.2V, R_{ICHG} =40.2kΩ, R_{ICHG} =4.2V, R_{ICHG} =40.2kΩ, R_{ICHG} =4.2V, R_{ICHG} 4.2V, R_{ICHG} 4.2V, R_{ICHG} 4.2V, R_{ICHG} 4.2V, R_{ICHG} 4.2V, R_{ICHG} 4.2V, R_{IC	4.178 4.328 4.376 1.55 0.90	4.200 4.350 4.400 1.72 1.00	4.218 4.371 4.418 1.89 1.10 0.60	V V V A
I _{CHG} Cha	arge current regulation mination current	Connect VSET pin to $51k\Omega$ resistor, $T_J = -40^{\circ}C$ to $+85^{\circ}C$ Connect VSET pin to $10k\Omega$ resistor, $T_J = -40^{\circ}C$ to $+85^{\circ}C$ ICHG set at 1.72A with $R_{ICHG} = 23.2k\Omega$, $V_{BAT} = 3.8V$, $V_{BUS} = 5V$ ICHG set at 1.0A with RICHG= $40.2k\Omega$, $V_{BAT} = 3.8V$, $V_{BUS} = 5V$ ICHG set at 0.5A with $R_{ICHG} = 78.7k\Omega$, $V_{BAT} = 3.8V$, $V_{BUS} = 5V$ ICHG = 1.72A, 10% of ICHG, RICHG= $23.2k\Omega$, BATREG = 4.2V, VBUS = $5V$ ICHG = 1.0A, 10% of ICHG, RICHG= $40.2k\Omega$, BATREG = 4.2V, VBUS =	4.328 4.376 1.55 0.90 0.40	4.350 4.400 1.72 1.00 0.517	4.371 4.418 1.89 1.10 0.60	V V A
I _{CHG} Cha	arge current regulation mination current	$ -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C} $ Connect VSET pin to $10 \text{k}\Omega$ resistor, $\text{T}_{\text{J}} = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$ ICHG set at 1.72A with $\text{R}_{\text{ICHG}} = 23.2 \text{k}\Omega$, $\text{V}_{\text{BAT}} = 3.8 \text{V}$, VBUS = 5V ICHG set at 1.0A with RICHG= $40.2 \text{k}\Omega$, $\text{V}_{\text{BAT}} = 3.8 \text{V}$, $\text{V}_{\text{BUS}} = 5 \text{V}$ ICHG set at 0.5A with $\text{R}_{\text{ICHG}} = 78.7 \text{k}\Omega$, $\text{V}_{\text{BAT}} = 3.8 \text{V}$, $\text{V}_{\text{BUS}} = 5 \text{V}$ ICHG = 1.72A , 10% of ICHG, RICHG= $23.2 \text{k}\Omega$, BATREG = 4.2V , VBUS = 5V ICHG = 1.0A , 10% of ICHG, RICHG= $40.2 \text{k}\Omega$, BATREG = 4.2V , VBUS =	4.376 1.55 0.90 0.40	4.400 1.72 1.00 0.517	4.418 1.89 1.10 0.60	V A A
I _{TERM} Terr	mination current	$ -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C} $ ICHG set at 1.72A with R _{ICHG} =23.2kΩ, V _{BAT} = 3.8V, VBUS = 5V ICHG set at 1.0A with RICHG=40.2kΩ, V _{BAT} = 3.8V, V _{BUS} = 5V ICHG set at 0.5A with R _{ICHG} =78.7kΩ, V _{BAT} = 3.8V, V _{BUS} = 5V ICHG = 1.72A, 10% of ICHG, RICHG=23.2kΩ, BATREG = 4.2V, VBUS = 5V ICHG = 1.0A, 10% of ICHG, RICHG=40.2kΩ, BATREG = 4.2V, VBUS = 5V	1.55 0.90 0.40	1.72 1.00 0.517	1.89 1.10 0.60	A
I _{TERM} Terr	mination current	= 3.8V, VBUS = 5V ICHG set at 1.0A with RICHG=40.2k Ω , V _{BAT} = 3.8V, V _{BUS} = 5V ICHG set at 0.5A with R _{ICHG} =78.7k Ω , V _{BAT} = 3.8V, V _{BUS} = 5V ICHG = 1.72A, 10% of ICHG, RICHG=23.2k Ω , BATREG = 4.2V, VBUS = 5V ICHG = 1.0A, 10% of ICHG, RICHG=40.2k Ω , BATREG = 4.2V, VBUS =	0.90	1.00 0.517	1.10 0.60	A
I _{TERM} Terr	mination current	= 3.8V, V_{BUS} = 5V ICHG set at 0.5A with R_{ICHG} =78.7k Ω , V_{BAT} = 3.8V, V_{BUS} = 5V ICHG = 1.72A, 10% of ICHG, RICHG=23.2k Ω , BATREG = 4.2V, VBUS = 5V ICHG = 1.0A, 10% of ICHG, RICHG=40.2k Ω , BATREG = 4.2V, VBUS =	0.40	0.517	0.60	
I _{TERM} Terr		= 3.8V, V_{BUS} = 5V ICHG = 1.72A, 10% of ICHG, RICHG=23.2k Ω , BATREG = 4.2V, VBUS = 5V ICHG = 1.0A, 10% of ICHG, RICHG=40.2k Ω , BATREG = 4.2V, VBUS =				Α
I _{TERM} Terr		RICHG=23.2k Ω , BATREG = 4.2V, VBUS = 5V ICHG = 1.0A, 10% of ICHG, RICHG=40.2k Ω , BATREG = 4.2V, VBUS =	138	172	206	
·	mination current	RICHG=40.2kΩ, BATREG = 4.2V, VBUS =			- 1	mA
I _{TERM} Tern		5V	70	100	130	mA
	mination current	ICHG=500mA, ITERM =63mA RICHG=78.7k Ω , BATREG = 4.2V, VBUS = 5V	33	63	93	mA
		ICHG = 1.72A, 10% of ICHG, R_{ICHG} =23.2k Ω , V_{BATREG} = 4.2V, V_{BAT} = 2.5V, V_{BUS} = 5V	115	172	225	mA
I _{PRECHG} Pre	Precharge current	ICHG = 1.72A, 10% of ICHG, R _{ICHG} =40.2k Ω , V _{BATREG} = 4.2V, V _{BAT} = 2.5V, V _{BUS} = 5V	50	100	150	mA
		ICHG = 1.72A, 10% of ICHG, R _{ICHG} =78.7kΩ, V_{BATREG} = 4.2V, V_{BAT} = 2.5V, V_{BUS} = 5V	28	63	98	mA
V _{BAT_SHORT_RISE} VBA	AT short rising threshold	Short to precharge	2.05	2.20	2.35	V
V _{BAT_SHORT_FALL} VBA	AT short falling threshold	Precharge to battery short	1.85	2.00	2.15	V
I _{BAT_SHORT} Batt	ttery short current	V _{BAT} < V _{BAT_SHORT_FALL} , V _{BUS} = 5V	24	30	36	mA
V _{BAT_LOWV_RISE} Risi	ing threshold	Precharge to fast charge	2.90	3.00	3.10	V
V _{BAT_LOWV_FALL} Fall	ling threshold	Fast charge to precharge	2.60	2.70	2.80	V
V _{RECHG_HYS} Rec	charge hysteresis below V _{BATREG}	V _{BAT} falling	110	160	216	mV
INPUT VOLTAGE / CUR	RRENT REGULATION					
V _{INDPM_MIN} Min	nimum input voltage regulation	V _{BAT} = 3.5V, measured at PMID pin	4.0	4.07	4.2	V
V _{INDPM} Inpu	ut voltage regulation	V_{BAT} = 4V, measured at PMID pin, V_{INDPM} = 1.044* V_{BAT} + 0.125V	4.15	4.28	4.41	V
I _{INDPM_2A_5V} Inpu	ut current regulation	V _{VBUS} = 5V	2.1	2.25	2.4	Α
BATTERY OVER-VOLTA	AGE PROTECTION					
V _{BAT_OVP_RISE} Batt	ttery overvoltage rising threshold	V _{BAT} rising, as percentage of VBATREG	101.9	103.5	105	%
V _{BAT_OVP_FALL} Batt	ttery overvoltage falling threshold	V _{BAT} falling, as percentage of VBATREG	100.0	101.6	103.1	%

Product Folder Links: BQ25302

7.5 Electrical Characteristics (continued)

 $V_{VBUS_UVLOZ} < V_{VBUS_OVP}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to +125°C, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{BTST_REFRESH}	Bootstrap refresh comparator threshold	2.7	3	3.3	V	
I _{HSFET_OCP}	HSFET cycle by cycle over current limit threshold		5.2	6.2	6.7	А
STAT INDICATION	l					
I _{STAT_SINK}	STAT pin sink current		6			mA
F _{BLINK}	STAT pin blink frequency			1		Hz
F _{BLINK_DUTY}	STAT pin blink duty cycle			50		%
	LATION AND THERMAL SHUTDOWN		I.	-		
T _{REG}	Junction temperature regulation accuracy		111	120	133	°C
т.	Thermal shutdown rising threshold	Temperature increasing		150		°C
T _{SHUT}	Thermal shutdown falling threshold	Temperature decreasing		125		°C
BUCK MODE OPE	ERATION					
F _{SW}	PWM switching frequency	SW node frequency	1.02	1.20	1.38	MHz
D _{MAX}	Maximum PWM Duty Cycle			97.0		%
REGN LDO						
V _{REGN_UVLO}	REGN UVLO	V _{VBUS} rising			3.85	V
V_{REGN}	REGN LDO output voltage	V _{VBUS} = 5V, I _{REGN} = 0 to 16mA	4.2		5.0	V
ICHG SETTING						
V _{ICHG}	ICHG pin regulated voltage		993	998	1003	mV
R _{ICHG_SHORT_FALL}	Maximum resistance to disable charge	V _{BUS} =5V			1.00	kΩ
R _{ICHG_OPEN_RISE}	Minimum resistance to disable charge	V _{BUS} =5V,	565			kΩ
R _{ICHG_MAX}	Maximum programmable resistance at ICHG	V _{BUS} =5V			250.00	kΩ
R _{ICHG_MIN_SLE0}	Minimum programmable resistance at ICHG	V _{BUS} =5V	17.40			kΩ
R _{ICHG_HIGH}	ICHG setting resistor threshold to clamp precharge and termination current to 63mA	R _{ICHG} > R _{ICHG_HIGH}	60.0	65.0	70.0	kΩ
K _{ICHG}	Charge current ratio	ICHG set at 1.72A with R_{ICHG} = 23.2k Ω , V_{BAT} =3.8V, V_{BUS} =5V, I_{CHG} = K_{ICHG} / R_{ICHG}	36000	40000	44000	ΑχΩ
K _{ICHG}	Charge current ratio	ICHG set at 1.0A with R_{ICHG} = 40.2k Ω , V_{BAT} = 3.8V, V_{BUS} = 5V, I_{CHG} = K_{ICHG} / R_{ICHG}	36000	40280	44000	ΑχΩ
K _{ICHG}	Charge current ratio	ICHG set at 0.5A with R_{ICHG} = 78.7k Ω , V_{BAT} = 3.8V, V_{BUS} = 5V, I_{CHG} = K_{ICHG} / R_{ICHG}	32000	40700	48000	ΑχΩ
COLD/HOT THER	MISTOR COMPARATOR		•			
V _{T1} %	TCOLD (0°C) threshold, charge suspended if thermistor temperature is below T1	V_{TS} rising, as percentage to V_{REGN}	72.68	73.5	74.35	%
V _{T1} %	V _{TS} falling	As Percentage to V _{REGN}	70.68	71.5	72.33	%
V _{T3} %	THOT (45°C) threshold, charge suspended if thermistor temperature is above T_HOT	V _{TS} falling, as percentage to V _{REGN}	46.35	47.25	48.15	%
V _{T3} %	V _{TS} rising	As percentage to VREGN	47.35	48.25	49.15	%



7.5 Electrical Characteristics (continued)

 $V_{VBUS_UVLOZ} < V_{VBUS_OVP}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to +125°C, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
LOGIC I/O PIN CHARACTERESTICS (POL, EN)									
V _{ILO}	Input low threshold	Falling			0.40	V			
V _{IH}	Input high threshold	Rising	1.3			V			
I _{BIAS}	High-level leakage current at /EN pin	/EN pin is pulled up to 1.8 V		1.0		μΑ			

7.6 Timing Requirements


PARAMETER TEST CONDITIONS MIN NOM MAX										
VBUS/BAT PO		TEST SONDITIONS	- IOIIIV	140111	WAX	UNIT				
t _{VBUS_OV}	VBUS OVP reaction-time	VBUS rising above V _{BUS_OV} threshold to converter turnoff			ns					
t _{CHG_ON_EN}	Delay from enable at /EN pin to charger power on	/EN pin voltage rising		245						
t _{CHG_ON_VBUS}	Delay from VBUS to charge start	/EN pin is grounded, batttery present		275		ms				
BATTERY CHARGER										
t _{SAFETY_FAST}	Charge safety timer	Fast charge safety timer 20 hours	15.0	20.0	24.0	hr				
t _{SAFETY_PRE}	Charge safety timer	Precharge safety timer	1.5	2.0	2.5	hr				

Product Folder Links: BQ25302

Copyright © 2023 Texas Instruments Incorporated



7.7 Typical Characteristics



JAJSQH4 - OCTOBER 2020



8 Detailed Description

8.1 Overview

The BQ25302 is a highly integrated standalone switch-mode battery charger for single cell Li-lon and Li-polymer batteries with charge voltage and charge current programmable by an external resistor. It includes an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and bootstrap diode for the high-side gate drive as well as current sensing circuitry.


Product Folder Links: BQ25302

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



8.2 Functional Block Diagram



Product Folder Links: BQ25302



8.3 Feature Description

8.3.1 Device Power Up

The \overline{EN} pin enable or disable the device. When the device is disabled, the device draws minimum current from VBUS pin. POL grouding or floating determines the polority of the \overline{EN} pin. The device can be powered up from either VBUS or by enabling the device from \overline{EN} pin.

8.3.1.1 Power-On-Reset (POR)

The $\overline{\text{EN}}$ pin can enable or disable the device. When the device is disabled, the device is in disable mode and it draws minimum current at VBUS. When the device is enabled, if VBUS rises above V_{VBUS_UVLOZ} , the device powers part of internal bias and comparators and starts Power on Reset (POR).

8.3.1.2 REGN Regulator Power Up

The internal bias circuits are powered from the input source. The REGN supplies internal bias circuits as well as the HSFET and LSFET gate drive. The REGN also provides voltage rail to STAT LED indication. The REGN is enabled when all the below conditions are valid:

- Chip is enabled by EN pin
- V_{VBUS} above V_{VBUS} UVLOZ
- V_{VBUS} above V_{BAT} + V_{SLEEPZ}
- · After sleep comparator deglitch time, VSET detection time, and REGN delay time

REGN remains on at fault conditions. REGN is powered by VBUS only and REGN is off when VBUS power is removed.

8.3.1.3 Charger Power Up

Following REGN power-up, if there is no fault conditions, the charger powers up with soft start. If there is any fault, the charger will remain off until fault is clear. Any of the fault conditions below gates charger power-up:

- V_{VBUS} > V_{VBUS} OVP
- Thermistor cold/hot fault on TS pin
- V_{BAT} > V_{BAT OVP}
- Safety timer fault
- · ICHG pin is open or short to GND
- Die temperature is above TSHUT

8.3.1.4 Charger Enable and Disable by EN Pin

The charger can be enabled or disabled by $\overline{\text{EN}}$ pin pulled high or low. The charger is in disable mode when disabled.

8.3.1.5 Device Unplugged from Input Source

When V_{BUS} is removed from an adaptor, the device stays in HiZ mode and the leakage current from the battery to BAT pin and SW pin is less than $I_{Q BAT HIZ}$.

8.3.2 Battery Charging Management

The BQ25302 charges 1-cell Li-Ion battery with up to 2.0-A charge current from 4.1-V to 6.2-V input voltage. A new charge cycle starts when the charger power-up conditions are met. The charge voltage is set by external resistor connected at VSET pin and charge current are set by external resistors at ICHG pin. The charger terminates the charging cycle when the charging current is below termination threshold I_{TERM} and charge voltage is above recharge threshold (V_{BATREG} - V_{RECHG_HYS}), and device is not in IINDPM or thermal regulation. When a fully charged battery's voltage is discharged below recharge threshold, the device automatically starts a new charging cycle with safety timer reset. To initiate a recharge cycle, the conditions of charger power-up must be met. The STAT pin output indicates the charging status of charging (LOW), charging complete or charge disabled (HIGH) or charging faults (BLINKING).

Product Folder Links: BQ25302

Copyright © 2023 Texas Instruments Incorporated

8.3.2.1 Battery Charging Profile

The device charges the battery in four phases: battery short, preconditioning, constant current, constant voltage. The device charges battery based on charge voltage set by VSET pin and charge current set by ICHG pin as well as actual battery voltage. The battery charging profile is shown in 🗵 8-1. The battery short current is provided by internal linear regulator.

表 8	-1.	Charging	Current	Setting

MODE	BATTERY VOLTAGE V _{BAT} CHARGE CURRENT		TYPICAL VALUE
Battery Short	V _{BAT} < V _{BAT_SHORT}	I _{BAT_SHORT}	30 mA
Precharge	$V_{BAT_SHORT} < V_{BAT} < V_{BAT_LOWV}$	I _{PRECHG}	10% of I _{CHG}
Fast Charge	V _{BAT_LOWV} < V _{BAT}	I _{CHG}	Set by ICHG resistor




図 8-1. Battery Charging Profile

8.3.2.2 Precharge

The device charges the battery at 10% of set fast charge current in precharge mode. When R_{ICHG_HIGH} , the precharge current is clamped at 63mA.

8.3.2.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above recharge threshold and the charge current is below termination current. After a charging cycle is completed, the charger is terminated and the system load is powered from battery. Termination is temporarily disabled when the charger device is in input current regulation or thermal regulation mode and the charging safety timer is counted at half the clock rate. The charge termination current is 10% of set fast charge current if $R_{ICHG} < R_{ICHG_HIGH}$. The termination current is clamped at 63mA if $R_{ICHG} > R_{ICHG}$ HIGH.

8.3.2.4 Battery Recharge

A charge cycle is completed when battery is fully charged with charge terminated. If the battery voltage decreases below the recharge threshold (V_{BATREG} - V_{RECHG_HYS}), the charger is enabled with safety timer reset and enabled.



8.3.2.5 Charging Safety Timer

The device has built-in safety timer to prevent extended charging cycle due to abnormal battery conditions. The safety timer is 20 hours when the battery voltage is above V_{BAT_LOWV} threshold and 2 hours below V_{BAT_LOWV} threshold. When the safety timer expires, charge is suspended until the safety timer is reset. Safety timer is reset and charge starts under one of the following conditions:

- · Battery voltage falls below recharge threshold
- · VBUS voltage is recycled
- EN pin is toggled
- Battery voltage transits across V_{BAT SHORT} threshold
- Battery voltage transits across V_{BAT LOWV} threshold

If the safety timer expires and the battery voltage is above recharge threshold, the charger is suspended and the STAT pin is open. If the safety timer expires and the battery voltage is below the recharge threshold, the charger is suspended and the STAT pin blinks to indicate a fault. The safety timer fault is cleared with safety timer reset.

During input current regulation, thermal regulation, the safety timer counts at half the original clock frequency and the safety timer is doubled. During TS fault, V_{BUS_OVP}, V_{BAT_OVP}, ICHG pin open and short, and IC thermal shutdown faults, the safety timer is suspended. Once the fault(s) is clear, the safety timer resumes to count.

8.3.2.6 Thermistor Temperature Monitoring

The charger device provides a single thermistor input TS pin for battery temperature monitor. RT1 and RT2 programs the cold temperature T1 and hot temperature T3. In the equations, $R_{NTC,T1}$ is NTC thermistor resistance value at temperature T1 and $R_{NTC,T3}$ is NTC thermistor resistance values at temperature T3. Assuming RHOT = 0, select 0°C to 45°C for battery charge temperature range, then NTC thermistor 103AT-2 resistance $R_{NTC,T1}$ = 27.28 k Ω (at 0°C) and $R_{NTC,T3}$ = 4.91 k Ω (at 45°C), from the \pm 1 and \pm 2, RT1 and RT2 are derived as:

- RT1 = $4.527 \text{ k}\Omega$
- RT2 = 23.26 $k\Omega$

On top of the calculation results, adding RHOT resisitor can shift HOT temperature T3 up and only slightly shift up COLD temperature T1. The actual temperature T3 can be looked up in a NTC resistance table based on ($R_{NTC,T3}$ - RHOT) and T1 can be looked up in a NTC resistance table based on ($R_{NTC,T1}$ - RHOT). Because $R_{NTC,T1}$ is much higher than $R_{NTC,T3}$, RHOT can adjust HOT temperature significantly with mimimal affect on COLD temperature. RHOT is optional.




図 8-2. Battery Temperature Sensing Circuit

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLUSCZ3



$$RT2 = \frac{R_{NTC,T1} \times R_{NTC,T3} \times \left(\frac{1}{V_{T3}\%} - \frac{1}{V_{T1}\%}\right)}{R_{NTC,T1} \times \left(\frac{1}{V_{T1}\%} - 1\right) - R_{NTC,T3} \times \left(\frac{1}{V_{T3}\%} - 1\right)}$$
(1)

$$RT1 = \frac{\frac{1}{V_{T1}\%} - 1}{\frac{1}{R_{T2}} + \frac{1}{R_{NTC,T1}}}$$
 (2)

8.3.3 Charging Status Indicator (STAT)

The device indicates charging state on the open drain STAT pin. The STAT pin can drive a LED that is pulled up to REGN rail through a current limit resistor.

表 8-2. STAT Pin State

	CHARGING STATE	STAT INDICATOR					
Cha	Charging in progress (including recharge)						
Cha	arging complete	HIGH					
HiZ	mode, sleep mode, charge disable	HIGH					
Safe	Safety timer expiration with battery voltage above recharge threshold						
Cha	irge faults:						
1.	VBUS input over voltage						
2.	TS cold/hot faults						
3.	Battery over voltage	BLINKING at 1 Hz					
4.	IC thermal shutdown	with 50% duty cycle					
5.	Safety timer expiration with battery voltage below recharge threshold						
6.	ICHG pin open or short						

8.3.4 Protections

8.3.4.1 Voltage and Current Monitoring

The device closely monitors the input voltage and input current for safe operation.

8.3.4.1.1 Input Over-Voltage Protection

This device integrates the functionality of an input over-voltage protection (OVP). The input OVP threshold is $V_{VBUS_OVP_RISE}$. During an input over-voltage event, the converter stops switching and safety timer stops counting as well. The converter resumes switching and the safety timer resumes counting once the VBUS voltage drops back below ($V_{VBUS_OVP_RISE}$ - $V_{VBUS_OVP_HYS}$). The REGN LDO remains on during an input over-voltage event. The STAT pin blinks during an input OVP event.

8.3.4.1.2 Input Voltage Dynamic Power Management (VINDPM)

When the input current of the device exceeds the current capability of the power supply, the charger device regulates PMID voltage by reducing charge current to avoid crashing the input power supply. VINDPM dynamically tracks the battery voltage. The actual VINDPM is the higher of V_{INDPM_MIN} and (1.044*VBAT + 125mV).

8.3.4.1.3 Input Current Limit

The device has built-in input current limit. When the input current is over the threshold I_{INDPM}, the converter duty cycle is reduced to reduce input current.

8.3.4.1.4 Cycle-by-Cycle Current Limit

High-side (HS) FET current is cycle-by-cycle limited. Once the HSFET peak current hits the limit I_{HSFET_OCP}, the HSFET shuts down until the current is reduced below a threshold.

Product Folder Links: BQ25302

8.3.4.2 Thermal Regulation and Thermal Shutdown

The device monitors the junction temperature T_J to avoid overheating the chip and limit the device surface temperature. When the internal junction temperature exceeds thermal regulation limit T_{REG} , the device lowers down the charge current. During thermal regulation, the average charging current is usually below the programmed battery charging current. Therefore, termination is disabled and the safety timer runs at half the clock rate.

Additionally, the device has thermal shutdown built in to turn off the charger when device junction temperature exceeds T_{SHUT}. The charger is reenabled when the junction temperature is 25°C below T_{SHUT}. During thermal shutdown, the safety timer stops counting and it resumes when the temperature drops below the threshold.

8.3.4.3 Battery Protection

8.3.4.3.1 Battery Over-Voltage Protection (V_{BAT OVP})

The battery voltage is clamped at 3.5% above the battery regulation voltage. When the battery voltage is over $V_{BAT_OVP_RISE}$, the converter stops switching until the battery voltage is below the falling threshold. During a battery over-voltage event, the safety timer stops counting and STAT pin reports the fault and it resumes once the battery voltage falls below the falling threshold. A 7-mA pull-down current is on the BAT pin once BAT_OVP is triggered. BAT_OVP may be triggered in charging mode, termination mode, and fault mode.

8.3.4.3.2 Battery Short Circuit Protection

When the battery voltage falls below the V_{BAT SHORT} threshold, the charge current is reduced to I_{BAT SHORT}.

8.3.4.4 ICHG Pin Open and Short Protection

To protect against ICHG pin is short or open, the charger immediately shuts off once ICHG pin is open or short to GND and STAT pin blinks to report the fault. At powerup, if ICHG pin is detected open or short to GND, the charge will not power up until the fault is clear.

8.4 Device Functional Modes

8.4.1 Disable Mode, HiZ Mode, Sleep Mode, Charge Mode, Termination Mode, and Fault Mode

The device operates in different modes depending on VBUS voltage, battery voltage, and $\overline{\text{EN}}$ pin, POL pin, and ICHG pin connection. The functional modes are listed in the following table.

表 8-3. Device Functional Modes									
MODE	CONDITIONS	REGN LDO	CHARGE ENABLED	STAT PIN					
Disable Mode	Device is disable	OFF	NO	OPEN					
HiZ Mode	HiZ Mode $V_{VBUS} < V_{VBUS_UVLOZ}$ and device is enabled		NO	OPEN					
Sleep Mode	V_{VBUS} > V_{VBUS_UVLOZ} and V_{VBUS} < V_{BAT} + V_{SLEEPZ} and device is enabled	OFF	NO	OPEN					
Charge Mode	V_{VBUS} > V_{VBUS_LOWV} and V_{VBUS} > V_{BAT} + V_{SLEEPZ} and device is enabled, no faults, charge is not terminated	ON	YES	SHORT to GND					
Charge Termination Mode	V_{VBUS} > V_{VBUS_LOWV} and V_{VBUS} > V_{BAT} + V_{SLEEPZ} and device is enabled, no faults, charge is terminated	ON	NO	OPEN					
Fault Mode	V _{BUS_OVP} , TS cold/hot, V _{BAT_OVP} , IC thermal shutdown, safety timer fault, ICHG pin open or short	ON	NO	BLINKING					

表 8-3 Device Functional Modes

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLUSCZ3

9 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

A typical application consists of a single cell battery charger for Li-lon, Li-polymer batteries used in a wide range of portable devices and accessories. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), and low-side switching FET (LSFET, Q3). The Buck converter output is connected to the battery directly to charge the battery and power system loads. The device also integrates a bootstrap diode for high-side gate drive.

9.2 Typical Applications

The typical applications in this section include a standalone charger without power path, a standalone charger with external power path, and a typical application with MCU programmed charge current.



9.2.1 Typical Application

The typical application in this section includes a standalone charger without power path.




図 9-1. Typical Application Diagram (1-µH inductor is recommended)

9.2.1.1 Design Requirements

表 9-1. Design Requirements

PARAMETER	VALUE
Input Voltage	4.1V to 6.2V
Input Current	2.0A
Fast Charge Current	2.0A
Battery Regulation Voltage	4.1V/4.2V/4.35V/4.4V

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Charge Voltage Settings

Battery charge voltage is set by a resistor connected at the VSET pin. When the REGN LDO startup conditions are met, and before the REGN LDO powers up, the internal VSET detection circuit is enabled to detect VSET pin resistance and set battery charge voltage accordingly. The VSET detection circuit is disabled after detection is complete and changing resistance values on the fly does not change the battery charge voltage. VSET detection is reenabled once the REGN LDO is recycled.

9.2.1.2.2 Charge Current Setting

The charger current is set by the resistor value at the ICHG pin according to the equation below:

$$I_{CHG}(A) = K_{ICHG}(A \cdot \Omega) / R_{ICHG}(\Omega)$$

 K_{ICHG} is a coefficient that is listed in Electrical Characteristics table and R_{ICHG} is the resistor value from ICHG pin to GND. K_{ICHG} is typically 40,000 (A· Ω) and it is slightly shifted up at lower charge current setting. The K_{ICHG} vs. ICHG typical characteresitc curve is shown in \boxtimes 7-6.

9.2.1.2.3 Inductor Selection

The 1.2-MHz switching frequency allows the use of small inductor and capacitor values to maintain an inductor saturation current higher than the charging current (I_{CHG}) plus half the ripple current (I_{RIPPLE}):

Product Folder Links: BQ25302

Copyright © 2023 Texas Instruments Incorporated

$$I_{SAT} \ge I_{CHG} + (1/2) I_{RIPPLE} \tag{3}$$

The inductor ripple current depends on the input voltage (V_{VBUS}), the duty cycle (D = V_{BAT}/V_{VBUS}), the switching frequency (f_S) and the inductance (L).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{fs \times L}$$
(4)

The maximum inductor ripple current occurs when the duty cycle (D) is 0.5 or approximately 0.5. Usually inductor ripple is designed in the range between 20% and 40% maximum charging current as a trade-off between inductor size and efficiency for a practical design.

9.2.1.2.4 Input Capacitor

Design input capacitance to provide enough ripple current rating to absorb the input switching ripple current. Worst case RMS ripple current is half of the charging current when the duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I_{Cin} occurs where the duty cycle is closest to 50% and can be estimated using \pm 5.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(5)

A low ESR ceramic capacitor such as X7R or X5R is preferred for the input decoupling capacitor and should be placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET. The voltage rating of the capacitor must be higher than the normal input voltage level. A rating of 16-V or higher capacitor is preferred for 5-V input voltage.

9.2.1.2.5 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. The equation below shows the output capacitor RMS current I_{COUT} calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(6)


The output capacitor voltage ripple can be calculated as follows:

$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(7)

At certain input and output voltage and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.



9.2.1.3 Application Curves



Product Folder Links: BQ25302

9.2.2 Typical Application with External Power Path

In the case where a system needs to be immediately powered up from VBUS when the battery is overdischarged or dead, the application circuit shown in \boxtimes 9-6 can be used to provide a power path from VBUS/PMID to VSYS. PFET Q4 is an external PFET that turns on to supply VSYS from the battery when VBUS is removed; PFET Q4 turns off when VBUS is plugged in and VSYS is supplied from VBUS/PMID.




図 9-6. Typical Application Diagram with Power Path

9.2.2.1 Design Requirements

For design requirements, see セクション 9.2.1.1.



9.2.3 Typical Application with MCU Programmable Charge Current

In some application cases, the charge current needs to be controlled by a MCU. In those cases, the GPIOs of the MCU can be used for on/off control of the charge current setting resistors R_{ICHG1} and R_{ICHG2} as shown in \boxtimes 9-7. With GPIO1 and GPIO2 on/off control, three levels of charge current can be programmed. If the charge current needs to be controlled smoothly in a wide range, a PWM output of the MCU can be used to generate an average DC voltage output to program the charge current as shown in the \boxtimes 9-7. The charge current can be calculated as: $(1V - V_{PWM}) / (R_{ICHG1} + R_{ICHG2})$. V_{PWM} is the averaged DC voltage of the PWM output and it must be lower than 1 V. The regulated voltage at the ICHG pin is 1 V.




図 9-7. Typical Application with MCU Programmed Charge Current




図 9-8. Typical Application with MCU Programmed Charge Current

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLUSCZ3

9.2.3.1 Design Requirements

For design requirements, see セクション 9.2.1.1.

JAJSQH4 – OCTOBER 2020



10 Power Supply Recommendations

In order to provide an output voltage on the BAT pin, the device requires a power supply between 4.1 V and 6.2 V Li-lon battery with positive terminal connected to BAT. The source current rating needs to be at least 2 A in order for the buck converter to provide maximum output power to BAT or the system connected to BAT pin.

Product Folder Links: BQ25302

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



11 Layout

11.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize high frequency current path loop (see 🗵 11-1) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

- Place input capacitor as close as possible to PMID pin and GND pin and use shortest copper trace connection or GND plane.
- Put output capacitor near to the inductor output terminal and the charger device. Ground connections need to be tied to the IC ground with a short copper trace or GND plane
- Place inductor input terminal to SW pin as close as possible and limit SW node copper area to lower electrical and magnetic field radiation. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- Route analog ground separately from power ground if possible. Connect analog ground and power ground together using thermal pad as the single ground connection point under the charger device. It is acceptable to connect all grounds to a single ground plane if multiple ground planes are not available.
- Decoupling capacitors should be placed next to the device pins and make trace connection as short as possible.
- It is critical that the exposed thermal pad on the backside of the device be soldered to the PCB ground.
 Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other lavers
- · Ensure that the number and sizes of vias allow enough copper for a given current path
- Try to avoid ground planes in parallel with high frequency traces in other layers.
- See the EVM design for the recommended component placement with trace and via locations.




図 11-1. High Frequency Current Path

11.2 Layout Example

The device pinout and component count are optimized for a 2 layer PCB design. The 2-layer PCB layout example is shown in \boxtimes 11-2.






図 11-2. Layout Example

Product Folder Links: BQ25302



12 デバイスおよびドキュメントのサポート

12.1 デバイスのサポート

12.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

12.2 ドキュメントのサポート

12.2.1 関連資料

関連資料については、以下を参照してください。『BQ25300、BQ25301、BQ25302、BQ25320 評価基板ユーザー・ガイド』

12.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「*更新の通知を受け取る」をクリック*して登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

Product Folder Links: BQ25302

12.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.6 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい ESD 対策をとらないと、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.7 用語集

TI 用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

29

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: BQ25302

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
BQ25302RTER	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	B25302
BQ25302RTER.A	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	B25302
BQ25302RTER.B	Active	Production	WQFN (RTE) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	B25302

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Jan-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25302RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ25302RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Jan-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25302RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
BQ25302RTER	WQFN	RTE	16	3000	367.0	367.0	35.0

3 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated