BQ25186



BQ25186 パワー パス、シップ モード、シャットダウン モード、バッテリ ト ラッキング VINDPM 付き、1 セル、1A I²C リニア バッテリ チャージャ

1 特長

- 1A リニア バッテリ チャージャ
 - バッテリ間充電、USB アダプタ、高インピーダンス 電源用の入力動作電圧範囲:3.0V~18V。
 - バッテリレギュレーション電圧を 3.5V~4.65V の 間で 10mV 刻み、精度 0.5% で設定可能
 - リチウムイオン電池、リチウムポリマー電池、 LiFePO4 電池の化学電池と互換
 - 5mA ~ 1A の設定可能な高速充電電流
 - 115mΩ バッテリー FET オン抵抗
 - 55mΩ バッテリー FET オン抵抗
 - 最大 3A の放電電流で高いシステム負荷に対応
 - JEITA サポートを含む NTC 充電プロファイルのス レッショルドを設定可能
- システム電源およびバッテリ充電用のパワー パス管理
 - バッテリ電圧トラッキングとに加えて、4.4V~5.5V の範囲でレギュレートされたシステム電圧 (SYS)
 - ハイインピーダンス入力ソース用のバッテリトラッキ ング入力電圧ダイナミック パワー マネージメント (VINDPM)
- 非常に低い静止電流
 - 15nA シャットダウン モード
 - 3.2µA 出荷モード、ボタン プレス ウェイク付き
 - バッテリ単独モードで 4µA
 - 30μA 入力アダプタ Iq (スリープ モード)
- 1 つの押しボタンによるウェイクアップおよびリセット入
- フォルト保護機能内蔵
 - 入力過電圧保護 (VIN OVP)
 - バッテリ短絡保護 (BATSC)
 - バッテリ過電流保護 (BATOCP)
 - 入力電流制限保護 (ILIM)
 - サーマル レギュレーション (TREG) およびサーマ ルシャットダウン (TSHUT)
 - バッテリ過熱フォルト保護 (TS)
 - ウォッチドッグおよび安全タイマフォルト

2 アプリケーション

- TWS ヘッドセットと充電ケース
- スマート眼鏡、AR、VR
- スマートウォッチ、その他のウェアラブルデバイス
- リテール オートメーションおよびペイメント
- ビルオートメーション

3 概要


BQ25186 は、小さなソリューション サイズと、バッテリ寿命 を延長するための低い静止電流に重点を置いたリニア バ ッテリチャージャ IC です。このデバイスは、放熱性能を高 めるサーマル パッド付きのリードレス小型パッケージで供 給されます。このデバイスは、最大 1A の充電および最大 **3A** のシステム負荷をサポートできます。

バッテリは、標準のリチウムイオンまたは LiFePO4 充電プ ロファイルを使用して、プリチャージ、定電流、定電圧の3 つのフェーズで充電されます。 サーマル レギュレーション により、デバイス温度を管理しながら最大充電電流を供給 できます。また、このチャージャは、3Vの最小入力電圧で 動作するバッテリ間充電に最適化されており、25V の絶対 最大ライン過渡電圧に耐えられます。この充電器は、太陽 電池やワイヤレス電源などの高インピーダンス電源向け に、広い動作 VIN 範囲に対応しています。このデバイス には、1 つの押しボタン入力が内蔵されているため、ソリュ ーション全体の占有面積を減らすことができます。

パッケージ情報

部品番号	パッケージ ⁽¹⁾	パッケージ サイ ズ ⁽²⁾	本体サイズ (公 称)
BQ25186	DLH (WSON 10)	2.2 mm × 2.0mm	2.2 mm × 2.0mm

- (1) 供給されているすべてのパッケージについては、セクション 12を 参照してください。
- (2) パッケージ サイズ (長さ×幅) は公称値であり、該当する場合はピ ンも含まれます。



概略回路図



Table of Contents

1	特長	1
2	アプリケーション	1
	概要	
	Pin Configuration and Functions	
	Specifications	
	5.1 Absolute Maximum Ratings	
	5.2 ESD Ratings	
	5.3 Thermal Information	
	5.4 Recommended Operating Conditions	4
	5.5 Electrical Characteristics	
	5.6 Timing Requirements	
	5.7 Typical Characteristics	
6	Detailed Description	
	6.1 Overview	
	6.2 Functional Block Diagram	. 15
	6.3 Feature Description	
	6.4 Device Functional Modes	
	6.5 Register Maps	29

7 Application and Implementation	43
7.1 Application Information	43
7.2 Typical Application	
8 Power Supply Recommendations	48
9 Layout	49
9.1 Layout Guidelines	
9.2 Layout Example	
10 Device and Documentation Support	
10.1 サード・パーティ製品に関する免責事項	50
10.2ドキュメントの更新通知を受け取る方法	50
10.3 サポート・リソース	50
10.4 Trademarks	50
10.5 静電気放電に関する注意事項	50
10.6 用語集	50
11 Revision History	
12 Mechanical, Packaging, and Orderable	
Information	51

4 Pin Configuration and Functions




図 4-1. DLH Package 10 Pin (Top View)

表 4-1. Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION		
NAME NO.		1/0(1)	DESCRIPTION		
IN	10	Р	DC Input Power Supply. IN is connected to the external DC supply. Bypass IN to GND with at least 1 μ F of capacitance using a ceramic capacitor. Due to DC Bias derating, higher input voltages require larger capacitors to ensure at least 1 μ F of effective capacitance.		
SYS	1	Р	Regulated System Output. Connect at least 10- μ F ceramic capacitor (at least 1 μ F of ceramic capacitance with DC bias de-rating) from SYS to GND as close to the SYS and GND pins as possible.		
BAT 2		Р	Battery Connection. Connect to the positive terminal of the battery. Bypass BAT to GND with at least 1 μ F of ceramic capacitance.		
GND 5 -		-	Ground connection. Connect to the ground plane of the circuit.		
SCL 8 I/		I/O	I^2 C Interface Clock. Connect SCL to the logic rail through a 10-kΩ resistor.		
SDA	7	I/O	l ² C Interface Data. Connect SDA to the logic rail through a 10-kΩ resistor.		
/INT	9	0	INT is an open-drain output that signals fault interrupts. When a fault occurs, a 128- μ s active low pulse is sent out as an interrupt for the host. INT is enabled/disabled using the MASK_INT bit in the control register. Can be pulled up to a 1- to 20- κ resistor. Typical pull-up voltage = 1.8 V, max pull-up voltage = 5 V.		
TS/MR	6	I/O	Manual Reset Input/ NTC thermistor pin. TSMR is a general purpose input that must be held low for greater than t_{LPRESS} to go into Shipmode or perform a hardware reset. It can also be used to detect shorter button press durations such as t_{wake1} and t_{wake2} TSMR may be driven by a momentary push-button or a MOS switch. The TSMR pin will also have an NTC thermistor connected on to it.		
/CE	/CE 4 I		Charge Enable Pin. Drive /CE low or leave disconnected to enable charging when VIN VIN is valid. Drive /CE high to disable charge. Has an internal pulldown resistor of around 5 M Ω . This pin has no effect when VIN is not present		
/PG/GPO	3	0	Open-drain power good (PG) indicator output. Connect /PG/GPO to the logic rail through a 1-k Ω to 100-k Ω resistor, or use an LED for visual indication. can also be configured via l ² C as a general-purpose output (GPO) to sink current.		

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input Voltage	IN	-0.3	25	V
Voltage	All other pins	-0.3	5.5	V
Input Current (DC)	IN		1.1	Α
Output Sink Current	/PG, /INT		20	mA
T _J	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2500	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±1500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Thermal Information

		BQ25186	
	THERMAL METRIC ⁽¹⁾	DLH	UNIT
		10	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (JEDEC ⁽¹⁾)	68.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	77.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	34.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.0	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	34.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	10.7	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MA	X	UNIT
VBAT	Battery Voltage Range	2.2	4	.6	V
VIN	Input Voltage Range (IIN < 50 mA)	2.7		18	V
VIN	Input Voltage Range	2.7		12	V
IIN	Input Current Range (IN to SYS)		1	.1	Α
ISYS (DC)	SYS Discharge Current (DC)			2	Α
ISYS (Peak)	SYS Discharge Current (tpulse < 20mS)			3	Α
IBAT	Battery Discharge Current (BAT to SYS)			3	Α

資料に関するフィードバック(ご意見やお問い合わせ) を送信

Copyright © 2025 Texas Instruments Incorporated



5.4 Recommended Operating Conditions (続き)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
TJ	Operating Junction Temperature Range	-40	125	°C

5.5 Electrical Characteristics

VIN = 5V, VBAT = 3.6V. -40°C < TJ < 125°C unless otherwise noted. Typical data at TJ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CURRE	NTS					
I _{Q_IN}	Input supply quiescent current	VBAT = 3.6V, VIN = 5V, Charge enabled, ICHG = 0mA, SYSREG = 4.5V		0.75	1	mA
I _{Q_IN}	Input supply quiescent current	VBAT = 3.6V, VIN = 5V, Charge enabled, ICHG = 0mA, SYSREG = Passthrough		0.660	0.850	mA
I _{SLEEP_IN}	SLEEP input current	VIN = 3.6V, VBAT = 3.7V		30		μΑ
I _{Q_BAT}	Battery quiescent current	V _{IN} <v<sub>UVLO or floating, Watchdog disabled, Push button disabled, I2C functional. VBAT =3.6V T_J = 25°C</v<sub>		3	3.5	μΑ
I _{Q_BAT}	Battery quiescent current	V _{IN} <v<sub>UVLO or floating, Watchdog disabled, Push button disabled, I2C functional. VBAT =3.6V, 0°C < T_J < 85°C</v<sub>		3	4	μΑ
I _{Q_BAT}	Battery quiescent current	V _{IN} <v<sub>UVLO , VBAT =3.6V, Push-button function enabled, 0°C < T_J < 85°C</v<sub>		4	5	μA
I _{Q_BAT}	Battery quiescent current	V _{IN} <v<sub>UVLO or floating, Watchdog disabled, I2C functional. VBAT <3V, 0°C < T_J < 85°C</v<sub>		2.86	6	μΑ
I _{BAT_SHUTDOWN}	Battery discharge current in Shutdown Mode	VIN = 0V, Shutdown Mode, VBAT = 3.6V, Adapter Sense wake enabled.		15		nA
I _{BAT_SHIP}	Battery discharge current in Ship Mode	VBAT = 3.6V, Push button function enabled (average current), 0°C < T _J < 85°C		3.2	5	μΑ
POWER-PATH	MANAGEMENT AND INPUT					
V _{IN_OP}	Input voltage operating range		3.6		18	V
V _{IN_UVLOZ}	Exit IN undervoltage lock-out	IN rising			3	V
V _{IN_UVLO}	Enter IN undervoltage lock-out	IN falling			2.7	V
V _{IN_LOWV}	IN voltage to start charging	IN rising		3	3.15	V
V _{IN_LOWVZ}	IN voltage to stop charging	IN falling		2.95	3.1	V
V_{IN_PORZ}	IN voltage threshold to enter shipmode	IN falling	1.09	1.3	1.51	V
V _{SLEEP}	Enter sleep mode threshold	IN falling, VIN - VBAT, VBAT = 4V		82		mV
V _{SLEEPZ}	Exit sleep mode threshold	IN rising, VIN - VBAT, VBAT = 4V	168	208	262	mV
V _{IN_OVP}	VIN overvoltage rising threshold	IN rising	18	18.5	19	V
V _{IN_OVP_HYS}	IN overvoltage hysteresis	IN falling		500		mV
		VBAT = 4V, IBAT_OCP= 00		0.5		Α
laur aus	BATOCP(Reverse OCP only)	VBAT = 4V, IBAT_OCP= 01		1.05		Α
I _{BAT_OCP}	DATOOF (INEVERSE OUT OHIS)	VBAT = 4V, IBAT_OCP= 10		1.65		Α
		VBAT = 4V, IBAT_OCP= 11		3.125		Α
I _{BAT_OCPACC}	Battery OCP Accuracy	IBAT= 3 A, TJ = 27C			18	%
VBSUP1	Enter supplement mode threshold	VBAT = 3.6V, VBAT > V _{BUVLO} , VSYS< VBAT-VBSUP1		40		mV

資料に関するフィードバック(ご意見やお問い合わせ)を送信

5



VIN = 5V, VBAT = 3.6V. $-40^{\circ}C < TJ < 125^{\circ}C$ unless otherwise noted. Typical data at $TJ = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VBSUP2	Exit supplement mode threshold	V _{BAT} > V _{BUVLO} , VSYS>VBAT-VBSUP2		20		mV
		VIN = 5V, ILIM =50mA	40	50	60	mA
		VIN = 5V, ILIM =100mA	80	90	98	mA
		VIN = 5V, ILIM= 200mA	180	200	220	mA
	la and Commont limit	VIN = 5V, ILIM= 300mA	270	300	330	mA
ILIM	Input Current Limit	VIN = 5V, ILIM= 380mA	360	380	400	mA
		VIN = 5V, ILIM= 500mA	445	475	505	mA
		VIN = 5V, ILIM =665mA	630	665	700	mA
		VIN = 5V, ILIM= 1050mA	995	1050	1100	mA
V _{INDPM_ACC}	VINDPM accuracy	VINDPM target is not disabled	-3		3	%
	Input voltage threshold when input current is reduced	VINDPM target = VBAT + VINDPM_TRACK		VBAT + V _{INDPM_T} RACK		V
V_{INDPM}	Input voltage threshold when input current is reduced	VINDPM target =4.5V	4.365	4.5	4.635	V
	Input voltage threshold when input current is reduced	VINDPM target =4.7V		4.7		V
V _{INDPM_} TRACK	Input voltage threshold offset for when input current is reduced and when VBAT > 3.5 V	VINDPM taget = VBAT + V _{INDPM_TRACK}		330		mV
V _{DPPM}	SYS voltage threshold when charge current is reduced	VBAT = 3.6V, VSYS = V _{DPPM} + VBAT before charge current is reduced.		0.1		V
V _{SYS_REG_ACCUR} ACY	Programmable SYS voltage regulation accuracy	VIN = 5V, VBAT = 3.6V, RSYS = 100ohm, SYS regulation target = 4.4V to 4.9V	-2		2	%
V _{MINSYS}	Minimum SYS voltage when in battery tracking mode	VBAT < 3.6V		3.8		V
V _{SYS_TRACK}	Voltage regulation threshold for SYS when VBAT >3.6V in battery tracking mode	VBAT = 4V, VSYS = VBAT + V _{SYS_TRACK}		225		mV
R _{SYS_PD}	SYS pull down resistance	V _{SYS} = 3.6V		20		Ω
V _{SYS_SHORT}	Voltage threshold for detecting SYS_SHORT condition has occured	falling voltage		0.86		V
V _{SYS_SHORT_HYS}	Voltage threshold for exiting SYS_SHORT condition has occured	rising voltage		1.1		V
BATTERY CHAR	GER				'	
R _{ON_BAT}	Battery FET on-resistance	VBAT = 4.5V, IBAT = 400 mA, Tj < 85°C		115	140	mΩ
R _{ON_IN}	Input FET on-resistance	IN = 5V, IIN = 0.8A, Tj < 85°C		330	470	mΩ
V _{REG_RANGE}	Typical BAT charge voltage regulation range	10mV steps, programmabe through I ² C	3.5		4.65	V
V _{REG_ACC}	BAT charge voltage accuracy, summary for all settings	All VBATREG settings, typical measurement at VBATREG = 4.2V	-0.5		0.5	%
I _{CHG_RANGE}	Typical charge current regulation range	V _{BAT} > V _{LOWV}	5		1000	mA
I _{CHG_ACC}	Charge current accuracy	VIN = 5V, Fastcharge >=40mA	-10	-	10	%
I _{CHG_ACC}	Charge current accuracy	Fastcharge current = 40mA	36	40	44	mA
I _{CHG_ACC}	Charge current accuracy	Fastcharge current = 100mA	90	100	110	mA
I _{CHG_ACC}	Charge current accuracy	Fastcharge current = 630mA	567	630	693	mA

Copyright © 2025 Texas Instruments Incorporated

6



VIN = 5V, VBAT = 3.6V. -40°C < TJ < 125°C unless otherwise noted. Typical data at TJ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{PRECHG}	Typical pre-charge current, as percentage of ICHG	V _{OUT} < V _{LOWV}		20		%
I _{PRECHG_ACC}	Precharge current accuracy	Fastcharge current >=40mA	-10		10	%
I _{TERM}	Typical termination current, as percentage of ICHG	V _{OUT} = VBATREG		10		%
I _{TERM_ACC}	Termination current accuracy	IBAT = 3mA (ICHG= 30mA) Tj = 25°C	-10		10	%
I _{TERM_ACC}	Termination current accuracy	IBAT = 3mA (ICHG= 30mA) Tj = 25°C	2.7		3.3	mA
V _{LOWV}	Pre-charge to fast-charge transition threshold	VLOWVSEL = 3.0V, VBAT rising	2.9	3	3.1	V
V _{LOWV}	Pre-charge to fast-charge transition threshold	VLOWVSEL = 2.8V, VBAT rising	2.7	2.8	2.9	V
V _{LOWV_HYS}	Battery LOWV hysteresis	All settings		100		mV
	Battery UVLO, VBAT falling	BUVLO setting = b000		3		V
	Battery UVLO, VBAT falling	BUVLO setting = b011		2.8		V
M	Battery UVLO, VBAT falling	BUVLO setting = b100		2.6		V
V_{BUVLO}	Battery UVLO, VBAT falling	BUVLO setting = b101		2.4		V
	Battery UVLO, VBAT falling	BUVLO setting = b110		2.2		V
	Battery UVLO, VBAT falling	BUVLO setting = b111		2.0		V
V _{BUVLO_HYS}	Battery UVLO hysteresis, VBAT rising	Any BUVLO Setting, value above VBAT, VIN = 5V	110	150	190	mV
V _{BUVLO_HYS}	Battery UVLO hysteresis, VBAT rising	Any BUVLO Setting, value above VBAT, VIN = 0V	90	150	210	mV
V _{BATPOR}	Battery only power up voltage, VBAT rising	-40C < Tj < 125C	3.08	3.21	3.46	V
	Bettern Besterne Threehold	BAT falling, VRCH bit = 0	75	100	130	mV
V_{RCH}	Battery Recharge Threshold	BAT falling, VRCH bit = 1	175	200	230	mV
V _{BATSC}	Short on battery threshold for trickle charge, VBAT rising		1.6	1.8	2.0	V
V _{BATSC_HYS}	Battery short circuit voltage hysteresis			200		mV
I _{BATSC}	Trickle Charge Current	VBAT <v<sub>BATSC</v<sub>		1		mA
TERMPERATUR	RE REGULATION AND TEMPERATURE	SHUTDOWN				
T _{REG}	Typical junction temperature regulation	THERM_REG = 00		100		°C
T _{REG}	Typical junction temperature regulation	THERM_REG = 01		80		°C
T _{REG}	Typical junction temperature regulation	THERM_REG = 10		60		°C
T _{REG}	Typical junction temperature regulation	THERM_REG = 11		Disabled		
T _{SHUT_RISING}	Thermal shutdown rising threshold	Temperature increasing		150		°C
T _{SHUT_FALLING}	Thermal shutdown falling threshold	Temperature decreasing		135		°C
BATTERY NTC	MONITOR					
I _{TS_BIAS}	TS nominal bias current		36.5	38	39.5	μΑ
V _{T1_Entry}	Cold - 00 @ Approx. 0°C, default	VIN = 5V	0.9575	1.0075	1.0575	V
V _{T2_Entry}	Cold - 01 @ Approx. 3°C	VIN = 5V	0.8450	0.8900	0.9325	V
V _{T3_Entry}	Cold - 10 @ Approx. 5°C	VIN = 5V	0.7775	0.8200	0.8600	V
V _{T4_Entry}	Cold - 11 @ Approx3°C	VIN = 5V	1.0850	1.1425	1.2000	V
V _{T5_Entry}	Cool - 00 @ Approx. 10°C, default	VIN = 5V	0.6350	0.6700	0.7025	V
V _{T6_Entry}	Warm - 00 @ Approx. 45°C, default	VIN = 5V	0.1730	0.1850	0.198	V
V _{T7_Entry}	Hot - 00 @ Approx. 60°C, default	VIN = 5V	0.1050	0.1150	0.1250	V



VIN = 5V, VBAT = 3.6V. -40°C < TJ < 125°C unless otherwise noted. Typical data at TJ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{T8_Entry}	Hot - 01 @ Approx. 65°C	VIN = 5V	0.0875	0.0975	0.1075	V
V _{T9_Entry}	Hot - 10 @ Approx. 50°C	VIN = 5V	0.1475	0.1575	0.1675	V
V _{T10_Entry}	Hot - 11 @ Approx. 45°C	VIN = 5V	0.1750	0.1850	0.1950	V
V _{T1_Exit}	Cold - 00 @ Approx. 5°C, default	VIN = 5V	0.7775	0.8200	0.8600	V
V _{T2_Exit}	Cold - 01 @ Approx. 8°C	VIN = 5V	0.6875	0.7250	0.7600	V
V _{T3_Exit}	Cold - 10 @ Approx. 10°C	VIN = 5V	0.6350	0.6700	0.7025	V
V _{T4_Exit}	Cold - 11 @ Approx. 2°C	VIN = 5V	0.8800	0.9275	0.9725	V
V _{T5_Exit}	Cool - 00 @ Approx. 15°C, default	VIN = 5V	0.5225	0.5500	0.5775	V
V _{T6_Exit}	Warm - 00 @ Approx. 41°C, default	VIN = 5V	0.2080	0.2200	0.235	V
V _{T7_Exit}	Hot - 00 @ Approx. 55°C, default	VIN = 5V	0.1250	0.1350	0.1450	V
V _{T8_Exit}	Hot - 01 @ Approx. 60°C	VIN = 5V	0.1050	0.1150	0.1250	V
V _{T9_Exit}	Hot - 10 @ Approx. 45°C	VIN = 5V	0.1750	0.1850	0.1950	V
V _{T10_Exit}	Hot - 11 @ Approx. 40°C	VIN = 5V	0.2100	0.2200	0.23	V
V _{TS_ENZ}	TS monitoring enable threshold VTSMR <vts_enz be="" enabled<="" for="" function="" td="" to="" ts=""><td>TS Rising, VIN = 5V</td><td>1.8</td><td>2.1</td><td>2.8</td><td>V</td></vts_enz>	TS Rising, VIN = 5V	1.8	2.1	2.8	V
V _{TS_CLAMP}	TS maximum voltage clamp	TS open-circuit (float), VIN = 5V	2.2	2.8	3.3	V
	TIMERS AND THRESHOLDS	1			l	
I _{TSMR}	Adapter present		36.5	38	39.5	μA
I _{TSMR}	Battery only mode			60		μΑ
V _{TSMR}	TSMR voltage to detect a button press event, battery only mode				90	mV
V _{TSMR}	TSMR voltage to detect a button press event, adapter present				90	mV
tung	WAKE1 Timer. Time from TSMR low	MR_WAKE1_TIMER = 0		300		ms
t _{WAKE1}	detection	MR_WAKE1_TIMER = 1		1		S
tuurs	WAKE2 Timer. Time from TSMR low	MR_WAKE2_TIMER = 0		2		s
t _{WAKE2}	detection	MR_WAKE2_TIMER = 1		3		S
t _{RESET_WARN}	RESET_WARN Timer. Time prior to HW RESET	MR_RESET_WARN = 0	0.9	1	1.1	s
		MR_LPRESS = 00	4.5	5	5.5	S
t, ppso	Long Press timer. Time from button	MR_LPRESS = 01	9	10	11	s
t _{LPRESS}	press detection to long press action.	MR_LPRESS = 10	13.5	15	16.5	s
		MR_LPRESS = 11	18	20	22	s
		AUTOWAKE = 00		0.5		s
t _{RESTART} (AUTOWA	RESTART Timer. Time from HW Reset	AUTOWAKE = 01		1		s
KE)	to SYS power up	AUTOWAKE = 10		2		s
		AUTOWAKE = 11		4		s
BATTERY CHAR	GING TIMERS					
t _{MAXCHG}	Charge safety timer	Programmable range	180		720	min
t _{PRECHG}	Precharge safety timer		0.2	5 * t _{MAXCHO}	3	
I2C INTERFACE						
Isink	/PG pin current sink capability (QFN)	VBAT = 4V			20	mA
V _{IL}	Input low threshold level	VPULLUP = 1.8V, SDA and SCL			0.4	V
V _{IH}	Input high threshold level	VPULLUP = 1.8V, SDA and SCL	1.3			V

Copyright © 2025 Texas Instruments Incorporated

8



VIN = 5V, VBAT = 3.6V. $-40^{\circ}C < TJ < 125^{\circ}C$ unless otherwise noted. Typical data at $TJ = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OL}	Output low threshold level	IL = 5mA, sink current, V _{PULLUP} =1.8V			0.4	V
I _{LKG}	High-Level leakage current	V _{PULLUP} = 1.8V			1	μΑ
LOGIC PINS						
V _{IL}	Input low threshold level	VPULLUP = 1.8V, /CE pin			0.4	V
V _{IH}	Input high threshold level	VPULLUP = 1.8V, /CE pin	1.0			V
V _{OL}	Output low threshold level	IL = 5mA, sink current, V _{PULLUP} =3.3V, /INT pin			0.4	٧


5.6 Timing Requirements

		MIN	NOM	MAX	UNIT
INPUT				<u>'</u>	
t _{VIN_OVPZ_DGL}	VIN_OVP deglitch, VIN falling		30		ms
t _{SLEEP_DGL}	Deglitch time to enter SLEEP, VIN falling		64		μs
t _{VIN_WAKE}	V _{IN} Required for Shipmode or Shutdown Exit	10			ms
BATTERY CHARGER					
t _{REC_SC}	Recovery time, BATOCP during Discharge Mode		250		ms
t _{RETRY_SC}	Retry window for SYS or BAT short circuit recovery(BATOCP)		2		s
t _{BUVLO}	Deglitch time to disconnect the BATFET when VBAT < V _{BUVLO} setting		60		μs
t _{TS_DUTY_ON}	TS turnon-time (battery only mode)		4		ms
t _{TS_DUTY_OFF}	TS turnoff time (battery only mode)		196		ms
DIGITAL CLOCK, WATCH	HDOG and PUSHBUTTON				
t _{WDOG}	I2C interface reset timer, adjustable	40	160	Disabled	S
t _{I2CRESET}	I2C interface inactive reset timer		500		ms
t _{HW_RESET}	Hardware Reset	4		14	S
t _{SHIPWAKE}	Wake timer to count for ship mode (WAKE2 DefaultTimer)		2		S



5.7 Typical Characteristics

VIN = 5 V, C_{IN} = 2.2 μ F, C_{OUT} = 10 μ F, C_{BAT} = 1 μ F (unless otherwise specified)





6 Detailed Description

6.1 Overview

The BQ25186 integrates a linear charger that allows the battery to be charged with a programmable charge current of up to 1 A. In addition to the charge current, other charging parameters can be programmed through I²C such as the precharge, termination, and input current limit.

The power path allows the system to be powered from a regulated output, SYS, even when the battery is empty or charging, by drawing power from IN pin. It also prioritizes the system load in SYS, reducing the charging current, if necessary, in order support the load when input power is limited. If the input supply is removed and the battery voltage level is above V_{BUVLO}, SYS will automatically and seamlessly switch to battery power.

Charging is done through the internal battery MOSFET. There are several loops that influence the charge current: constant current loop (CC), constant voltage loop (CV), input current limit, thermal regulation, VDPPM, and VINDPM. During the charging process, all loops are enabled and the one that is dominant takes control.

The device supports multiple battery chemistries for single-cell applications, through adjustable battery regulation voltage regulation (V_{BATREG}) and charge current (I_{CHG}) options.

6.1.1 Battery Charging Process

When a valid input source is connected ($V_{IN} > V_{INDPM}$ and $V_{BAT} + V_{SLEEP} < V_{IN} < V_{IN_OVP}$), the state of the \overline{CE} pin, the state of the CHARGE_DISABLE bit and the TS/MR pin determine whether a charge cycle is initiated. When the \overline{CE} pin or the CHARGE_DISABLE bit is set to disable charging, $V_{HOT} < V_{TS/MR} < V_{COLD}$ and a valid input source is connected, the battery FET is turned off, preventing any kind of charging of the battery. Note that supplement behavior is independent of the \overline{CE} pin or the CHARGE_DISABLE bit. The device will be able to charge a battery as long as VIN voltage is higher than the V_{IN_LOWV} threshold. This threshold is present as the VIN can be considered "powergood" with a very low battery voltage or a 0-V battery.

If either the charge disable bit is set to disable charging or the \overline{CE} pin is high, the device will shut off charging to the battery. Rather both have to be enabled for charging to occur.

The following figure illustrates a typical charge cycle.

11

English Data Sheet: SLUSF69






図 6-1. Charger Flow Diagram

6.1.1.1 Trickle Charge

In order to prevent damage to the battery, the device will charge the battery at a much lower current level known as trickle charge (I_{BATSC}) when the battery voltage (VBAT) is below the V_{BATSC} threshold. During trickle charge, the device still counts against the precharge safety timer. Rather trickle charge and precharge are counting against the same duration of 25% of the fast charge timer.

6.1.1.2 Pre-Charge

When battery voltage is above the V_{BATSC} but lower than V_{LOWV} threshold, the battery is charged with the precharge current (I_{PRECHG}). Pre-charge current is a multiplier of the termination current (Section 8.1.1.5 Termination). As a result, the pre-charge current is a percentage of the fast charge current (I_{CHG}).

When the battery voltage reaches the precharge to fast charge transition threshold (V_{LOWV}), the device charges the battery at the fast charge current. If the device does not exit pre-charge within 25% of the fast charge safety timer, the device will stop charging. For more information on safety timers, see Section 8.3.7.7. Safety Timer.

6.1.1.3 Fast Charge

The charger has two main control loops that control charging when $V_{BAT} > V_{LOWV}$: the Constant Current (CC) and Constant Voltage (CV) loops. When the CC loop is dominant, typically when $V_{BAT} < V_{BATREG} - V_{RCH}$, the battery is charged at the maximum charge current level I_{CHG} , unless there is a TS fault condition, (JEITA operation), VINDPM is active, thermal regulation or DPPM is active. (See respective sections for details on these modes of operation). Once the battery voltage approaches the V_{BATREG} level, the CV loops becomes more dominant and the charging current starts tapering off as shown in Typical Charging Profile of a Battery. Once the charging current reaches the termination current (I_{TERM}) the charge is done, then Charge_done status is set. If the I^2C value of VBATREG is set higher than 4.65 V, the battery regulation voltage is still maintained at 4.65 V. The device will switch to fast charge based on VLOWV setting.

6.1.1.4 Termination

As the device CV loop becomes more dominate than the CC loop in fast charge operation, the charge current will taper and approach the I_{TERM} threshold. The I_{TERM} threshold can be configured by I^2C transactions writing to the ITERM 0 bits.

ITERM_0	TERMINATION THRESHOLD
0b00	Disabled
0b01	5 % of I _{CHG}
0b10	10 % of I _{CHG}
0b11	20 % of I _{CHG}

表 6-1. Termination Based on ITERM_0 Bits

Once the I_{TERM} threshold is met during the CV phase, the device automatically terminates charge current by disabling the BATFET (disconnects the battery from SYS) to enter high impedeance mode. If there is a regulation loop such as VINDPM, DPPM, or a thermal regulation loop that affects the charge current while the CV loop is tapering the charge current, termination will not occur. Charge current will continue to taper due to the active current affecting regulation loops and CV but the device will not terminate the charge current.

Termination only occurs when the CV loop is operating without any other regulation loops in effect that could reduce the charge current further. Post termination, the battery FET is disabled and the device monitors the BAT pin voltage. If the BAT pin voltage has dropped lower than the battery regulation voltage (V_{BATREG}) by the recharge threshold (V_{RCH}), a new charge cycle is started and safety timers are reset.

During charging or even when charge done, a higher SYS load will be supported through the supplement operation.

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

13






図 6-2. Typical Charging Profile of a Battery



6.2 Functional Block Diagram




図 6-3. Functional Block Diagram

6.3 Feature Description

6.3.1 Input Voltage Based Dynamic Power Management (VINDPM)

The VINDPM loop prevents the input voltage from collapsing to a point where charging would be interrupted. This is done by reducing the current drawn by charger enough to keep the input voltage above the VINDPM threshold (V_{INDPM}) .

During the normal charging process, if the input power source is not able to support the programmed or default charging current and System load, the supply voltage decreases. Once the supply drops to the V_{INDPM} threhold, the input DPM current and voltage loops will reduce the input current through the blocking FETs to prevent the further drop of the supply.

The VINDPM threshold is programmable through the I²C register and can be completely disabled. This is set through the VINDPM_0 and VINDPM_1 selection bits. When the device enters this mode, the charge current may be lower than the set value and the VINDPM_ACTIVE_STAT bit is set. If the 2x timer is set through 2XTMR EN bit, the safety timer is extended while VINDPM is active. The VINDPM threshold can be configured



to track battery voltage. In BATTRACK mode, the VINDPM threshold 330 mV above VBAT or 3.6V, whichever is greater. Additionally, termination is disabled when VINDPM is active.

6.3.2 Dynamic Power Path Management Mode (DPPM)

With a valid input source connected, the power-path management circuitry monitors the input voltage and current continuously. The current into IN is shared at SYS between charging the battery and powering the system load at SYS. If the sum of the charging and load currents exceeds the preset maximum input current, the input DPM loop reduces input current. If SYS drops below the DPPM voltage threshold, the charging current is reduced by the DPPM loop through the BATFET. If SYS falls below the supplement mode threshold after BATFET charging current is reduced to zero, the part will enter supplement mode. SYS voltage is maintained above battery voltage when the DPPM loop is in control. Battery termination is disabled when the DPPM loop is active.

The VDPPM threshold is typically 100 mV above VBAT. The VDPPM disable bit (VDPPM_DIS = b1) will allow the charger to operate with lower headroom on VSYS. No current reduction occurs when the voltage between SYS and BAT is less than the VDPPM threshold. In VBAT tracking mode where VSYS is VBAT+225 mV, disabling this bit will have no effect.

6.3.3 Battery Supplement Mode

While in DPPM mode, if the charging current falls to zero and the system load current increases beyond the programmed input current limit, the voltage at SYS reduces further. When the SYS voltage drops below the battery voltage to V_{BSUP1} , the battery supplements the system load. The battery stops supplementing the system load when the voltage on the SYS pin rises within the battery voltage to V_{BSUP2} . During supplement mode, the battery supplement current is not regulated, however, the BATOCP protection circuit is active if enabled. Battery termination is disabled while in supplement mode. Battery voltage has to be higher than battery undervoltage lockout threshold (V_{BUVLO}) to be able to supplement the system.

6.3.4 Sleep Mode

The device enters the low-power sleep mode if V_{IN} falls below the sleep-mode entry threshold and V_{IN} is higher than the undervoltage lockout threshold. In sleep mode, the input is isolated from the battery. This feature prevents draining the battery during the absence of V_{IN} . When $V_{IN} < V_{BAT} + V_{SLEEP}$, the device turns the battery discharge FET on, sends a pulse on the INT output, and the VIN_PGOOD_STAT bits of the register is updated over I²C. Once $V_{IN} > V_{BAT} + V_{SLEEP}$ and V_{IN} exceeeds the VINDPM threshold, the device initiates a new charge cycle.

6.3.5 SYS Power Control (SYS MODE bit control)

The device also offers the option to control SYS through the I^2C SYS_MODE bits. These bits can force SYS to be supplied by BAT instead of IN (even if $V_{IN} > V_{BAT} + V_{SLEEP}$), disconnect SYS from either supply, pull SYS down or leave it floating. The table below shows the device behavior based on SYS_MODE setting:

SYS_MODE	DESCRIPTION	SYS SUPPLY	SYS PULL-DOWN
00	Normal Operation	IN or BAT	Off except during HW reset
01	Force BAT power (USB Suspend)	BAT	Off except during HW reset
10	SYS Off –Floating	None	Off
11	SYS Off – Pulled Down	None	On

表 6-2. Settings

SYS_MODE = 00

This is the default state / normal operation of the device. SYS will be powered from IN if $V_{IN} > V_{UVLO}$, $V_{IN} > V_{BAT} + V_{SLEEP}$, and $V_{IN} < VIN_OVP$. SYS will powered by BAT if these conditions are not met. SYS will only be disconnected from IN or BAT and pulled down when a HW Reset occurs or the device goes into Ship mode.

Copyright © 2025 Texas Instruments Incorporated

SYS_MODE = 01

When this configuration is set, SYS will be powered by BAT if $V_{BAT} > V_{BUVLO}$ regardless of V_{IN} state. This allows the host to minimize the current draw from the adapter while it is still connected as needed in the system.If SYS_MODE = 01 is set while $V_{BAT} < V_{BUVLO}$, the SYS_MODE = 01 setting will be ignored and the device will go to SYS_MODE = 00. In the same manner, if the adapter (V_{IN}) is removed and then connected the device will also switch to SYS_MODE=00. This prevents the device from needing a POR in order to restore power to the system thereby allowing battery charging and providing a true USB suspend mode. If SYS_MODE = 01 is set during charging, charging will be stopped and the battery will start to provide power to SYS as needed. The behavior is similar to that when the input adapter is disconnected.

SYS MODE = 10

When this configuration is set, SYS will be disconnected and left floating. The digital remains on and active. When floating, SYS can only be forced to a voltage up to V_{BAT} level. Toggling $V_{IN}(V_{IN} < V_{INUVLO})$ will reset the SYS_MODE to 00.

SYS_MODE = 11

When this configuration is set, SYS will be disconnected and pulled down to ground. Toggling V_{IN} will reset the SYS MODE to 00.

6.3.5.1 SYS Pulldown Control

The device has an internal pulldown on the SYS pin which is enabled in the following cases:

STATE	NOTES
Shipmode	Pulldown on SYS is enabled once the device enters the shipmode and after disconnecting the BATFET
HW RESET	Pulldown on SYS is enabled after the BATFET and ILIM FET are disconnected and retained until the autowake timer expires
_ ` '	Pulldown on SYS is enabled after the BATFET and ILIM FET are disconnected and retained till either an I2C transaction – changing SYS_MODE or a hardware reset – is given or VIN is toggled.

表 6-3. States

6.3.6 SYS Regulation

The includes a SYS voltage regulation loop. By regulating the SYS voltage the device prevents downstream devices connected to SYS from being exposed to voltages as high as VIN_OVP. SYS regulation is only active when $V_{\text{IN}} > V_{\text{UVLO}}$, $V_{\text{IN}} > V_{\text{BAT}} + V_{\text{SLEEP}}$ and $V_{\text{IN}} < \text{VIN}_{\text{OVP}}$ rather meeting the VIN_Powergood condition.

In battery tracking mode, the minimum voltage is at V_{MINSYS} value for battery < 3.6 V. As battery voltage increases- VSYS is regulated to 225 mV above battery. If V_{IN} < V_{MINSYS} and VIN_Powergood is still active, then the SYS will be in dropout.

In the fixed voltage mode, the SYS voltage is regulated to a target set by the host ranging from 4.4 V to . If V_{IN} voltage is less than the SYS target voltage, then the device will be in dropout mode.

表 6-4. Regulation

SYS_REG_CTRL	VSYS TARGET
000	VBAT + 225 mV (3.8 V minimum)
001	4.4
010 (default)	4.5
011	4.6
100	4.7
101	4.8

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

17



表 6-4. Regulation (続き)

SYS_REG_CTRL	VSYS TARGET
110	4.9
111	Passthrough up to 5.5V

6.3.7 ILIM Control

The input current limit can be controlled through I²C by selecting the ILIM bits.

If the ILIM clamp is active, ILIM ACTIVE STAT bit is set.

The MASK_ILIM will prevent interrupt from being issued but does not override the ILIM behavior itself. ILIM value can be programmed dynamically through the I²C by the host.

6.3.8 Protection Mechanisms

6.3.8.1 Input Overvoltage Protection

The input overvoltage protection protects the device and downstream components connected to SYS, and BAT against damage from overvoltage on the input supply. When VIN > V_{IN_OVP} , a VIN overvoltage condition is determined to exist. During the VIN overvoltage condition, the device turns the battery discharge FET on, sends a single 128-µs pulse on INT, and the fault bit (VIN_OVP_FAULT_FLAG) is updated over I²C. The VIN_PGOOD_STAT bit also is affected by VIN overvoltage condition as the VIN powergood condition will fail. For a persisting OVP fault- even after clear on read- the OVP bit will be set right away. Once the VIN overvoltage condition is removed, the VIN_OVP_FAULT_FLAG fault bit is cleared and the device returns to normal operation. Thereafter VIN powergood condition is determined if VIN > VBAT + VSLEEP.

6.3.8.2 Battery Undervoltage Lockout

To prevent deep discharge of the battery, the device integrates a battery undervoltage lockout feature that disengages the BAT to SYS path when voltage at the battery drops below the programmed BUVLO voltagesetting present in the CHARGERCTRL1 register. BUVLO status can also be read when a valid voltage on VIN is present.

6.3.8.3 Battery Overcurrent Protection

In order to protect the device from overcurrent and prevent excessive battery discharge current, the device detects if the current on the battery FET exceeds IBAT_OCP. If the BATOCP limit is reached, the battery discharge FET is turned off and the device starts operating in hiccup mode, re-enabling the BATFET t_{REC_SC} (250 ms) after being turned OFF by the over current condition. If the overcurrent condition is triggered upon retry for 4 to 7 consecutive times in a 2-s window, the BATFET shall then remain off until valid VIN is connected (VIN = VIN_POWERGOOD). If the overcurrent condition and hiccup operation occurs while in supplement mode where VIN is already present, VIN must be toggled in order for BATFET to be enabled and start another detection cycle.

6.3.8.4 System Overvoltage Protection

The system overvoltage protection is to prevent the SYS from overshooting to a high voltage due to the input supply. The SYS_OVP will momentarily disconnect the blocking FETs and re-engage when the thresholds have dropped to less than SYS_OVP_FALLING threshold.

The SYS_OVP_RISING threshold is typically 120% of the target SYS voltage and the SYS_OVP_FALLING threshold is 117% of the target SYS voltage.

6.3.8.5 System Short Protection

System short protection kicks in when the following conditions are met - the adapter connected the device turns ON the input FET for 5 ms and it detects the SYS pin to be shorted (voltage on SYS <V_{SYS_SHORT}). In this scenario, the device will turn OFF the input FET for 200 μ s and turn it back ON for 5 ms for SYS to rise above

Copyright © 2025 Texas Instruments Incorporated

the $V_{SYSSHORT}$ threshold. If after 10 tries, the voltage at SYS does not rise above the $V_{SYSSHORT}$ threshold, the device will disable both the input and BATFET paths and wait on adapter insertion before turning the paths ON again. A 2s timer is implemented to refresh the retry counter. After 2s, the device will check for system short again repeating the 10 attempts if there is a system short. The device should allow BATFET to supplement SYS during the 10 attempts to identify a short.

6.3.8.6 Thermal Protection and Thermal Regulation

During operation, to protect the device from damage due to overheating, the junction temperature of the die, T_J , is monitored. When T_J reaches T_{SHUT_RISING} the device stops charging operation and VSYS is shutdown. In the case where $T_J > T_{SHUT_RISING}$ prior to power being applied to the device (either battery or adapter), the input FET or BATFET will not turn ON, regardless of TSMR pin. Thereafter if temperature falls below $T_{SHUT_FALLING}$ the device will automatically power up if VIN is present or if in Battery Only mode.

Thermal considerations such as input voltage, charge current, and system load should be taken into account when designing the charging system. It should not be designed such that the device not regularly reaches T_{SHUT} . Rather, device junction temperature should be limited to the maximum junction temperature in Recommended Operating Conditions.

During the charging process, to prevent overheating in the device, the device monitors the junction temperature of the die and reduces the charging current once T_J reaches the thermal regulation threshold (T_{REG})based on bits set by THERM_REG setting. If the charge current is reduced to 0, the battery supplies the current needed to supply the SYS output. Four temperature settings are selectable in I^2C , and shown in the 2000×6.5 . It is recommended that this THERM_REG features is not disabled, particularly while charging with high input voltage. Pulling high currents with a high input voltage can cause the device to exceed the absolute maximum junction temperature ratings in Absolute Maximum Ratings and potentially damage the device.

To ensure that the system power dissipation is under the limit of the device. The power dissipated by the device can be calculated using the following equation:

$$P_{DISS} = P_{SYS} + P_{BAT}$$
 Where:

$$P_{SYS} = (V_{IN} - V_{SYS}) * I_{IN}$$

$$P_{BAT} = (V_{SYS} - V_{BAT}) * I_{BAT}$$

The die junction temperature, T_J , can be estimated based on the expected board performance using the following equation:

$$T_J = T_A + \theta_{JA} * P_{DISS}$$

The θ_{JA} is largely driven by the board layout, board layers, copper thickness and the layout. For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics Application Report*. Under typical conditions, the time spent in this state is very short.

6.3.8.7 Safety Timer and Watchdog Timer

At the beginning of each charge cycle mode (Precharge or Fast Charge), the device starts the respective mode safety timer. If charging has not terminated before the programmed safety time, t_{MAXCHG} expires or the device does not exit the precharge mode before t_{PRECHG} expires, charging is disabled. The precharge safety timer, t_{PRECHG} , is 25% of t_{MAXCHG} . When a safety timer fault occurs, a single 128-us pulse is sent to the /INT pin and the STAT and FAULT bits of the status registers are updated. The /CE pin, charge enable bit or the input power must be toggled in order to clear the safety timer.

If the safety timer has expired, the device will produce an interrupt and update the SAFETY_TMR_FAULT_FLAG bit on the register map. The safety timer duration is programmable using the SAFETY_TIMER_1:0 bits. When the safety timer is active, changing the safety timer duration resets the safety timer. The device also contains a 2XTMR_EN bit that doubles the safety timer duration to prevent premature safety timer expiration when the charge current is reduced by a high load on SYS (DPM operation- causing VDPPM to be enabled), VINDPM, thermal regulation, or a NTC (JEITA) condition. When 2XTMR_EN bit is set, the timer is allowed to run at half

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

19



speed when any loop is active other than CC or CV. If the charge current is reduced by pre-charge or TS_Cool then 2XTMR_EN has no effect and the safety timer runs at normal speed. Input sources that can't provide sufficient current even at a significantly lowered charge current may not be operating properly so it is safest to not double safety timer duration. In the event where during CC mode the battery voltage drops to push the charger into precharge mode, (due to a large load on battery, thermal events, and so forth) the safety timer will reset counting through precharge and then resetting the fast charge safety timer. If the device entered battery supplement mode while in precharge, CC or CV mode, while the charger is not disabled, the device will suspend the safety timer till the charging can resume back again. This prevents the safety timer from resetting when a supplement condition is caused.

In addition to the safety timer, the device contains a watchdog timer that monitors the host through the I^2C interface. The watchdog timer is enabled by default and may be disabled by the host through an I^2C transaction. Once the initial transaction is received, the watchdog timer is started. The watchdog timer is reset by any transaction by the host using the I^2C interface. If the watchdog timer expires without a reset from the I^2C interface, all R/W registers are reset to the default values. Watchdog timer can be set through the WATCHDOG_SEL_1:0 bits either on battery only mode or when adapter is present.

表	6-5.	Watc	hdog	Settings
---	------	------	------	----------

WATCHDOG_SEL_1:0	ACTION
00	Device will only perform a software reset after 160s of the last I ² C transaction
01	Device will issue a HW_Reset after 160s of last I ² C transation
10	Device will issue a HW_Reset after 40s of the last I ² C transaction
11	Watchdog functionality is completely disabled

Watchdog can be disabled by writing the disable bit through I²C.

6.3.9 Pushbutton Wake and Reset Input

The pushbutton function implemented through TS/MR pin has three main functions. First, it serves as a means to wake the device from ultra-low power modes like Factory mode. Second, it serves as a short button press detector, sending an interrupt to the host when the button driving the TSMR pin has been pressed for a Wake1, Wake2 or long press durations. This allows the implementation of different functions in the end application such as menu selection and control. Finallyit serves as a mean to get device into , Shutdown mode, or reset the system by performing a power cycle (shut down SYS and automatically powering it back on) after detecting a long button press. The timing for the short and long button press duration is programmable through I²C for added flexibility and allows system designers to customize the end user experience of a specific application. Note that if a specific timer duration is changed through I²C while that timer is active and has not expired, the new programmed value will be ignored until the timer expires and/or is reset by /MR.

6.3.9.1 Pushbutton Wake or Short Button Press Functions

There are two programmable wake or short button press timers, Wake1 and Wake2. There are no specific actions taken by the t_{wake1} or t_{wake2} durations other than issuing an interrupt and updating the MR_WAKE registers. For a wake from ship mode event , the push button has to be low for $t_{shipwake}$ before it can turn ON the SYS rail. This only applies to ship mode; a button press that pulls the TS/MR pin low for a duration $t_{shipwake}$ will not turn on the SYS rail when the device is in shutdown mode.

In the case where a valid V_{IN} ($V_{IN} > V_{UVLO}$) is connected prior to $t_{shipwake}$ timer expiring, the device will exit the shipmode immediately regardless of the TS/MR or wake timer state. V_{IN} should remain valid for t_{VIN_WAKE} to allow for a proper shipmode exit. Refer to t_{VIN_WAKE} for more details.

The EN_PUSH bit will enable the button checking event through the periodic wake up of the current source on the TSMR pin. The timing will be similar to when in shipmode. When this bit is enabled all button events such as Wake1, Wake2 and MR_LPRESS events are valid. When this function is disabled, the button events are

Copyright © 2025 Texas Instruments Incorporated

English Data Sheet: SLUSF69



ignored. When the adapter is present and charging is actively in progress, this bit status is ignored as the current source is ON/ OFF when the NTC is being checked.

6.3.9.2 Pushbutton Reset or Long Button Press Functions

Depending on the configuration set on pushbutton long press action register bits, the device will perform a ship mode entry, shutdown mode entry, or hardware reset or completely ignore the long button press action. Toggling the /CE pin will restart the timer for the long press button when VIN is present.




図 6-4. Pushbutton Long Press Reset




図 6-5. Pushbutton Long Press Shipmode

21






図 6-6. Pushbutton Shipmode Exit

To wake up the device from ship mode , there are two methods: a valid VIN power up or holding the TS/MR button for a time t_{SHIPWAKE} .




図 6-7. Pushbutton Shipmode Exit

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2025 Texas Instruments Incorporated

22






図 6-8. VIN Shipmode Exit

6.3.10 15-Second Timeout for HW Reset

Based on the I 2 C register bit WATCHDOG_15S_ENABLE the device can perform HW reset/power cycle in the same manner a long button press or HW_RESET would. This 15-second watchdog or timeout is gated upon V_{IN} > V_{VBAT} + V_{SLEEP} so that the HW reset would only occur if the host does not respond after a charger is connected and the

If the charger is connected and the host responds before the 15-second watchdog expires, the part continues in normal operation and starts the normal 50-second watchdog timer if enabled. The 15-second watchdog may be enabled/ disabled through I²C through the WATCHDOG 15S ENABLE bit.

6.3.11 Hardware Reset

The device is capable of hardware reset to completely powercycle the system. This is partcularly useful when a soft reset on the MCU or host fails to work. A hardware reset needs to be possible in all SYS MODES.

There are a few ways a hardware reset occurs. A hardware reset will occur when:

- The HW RESET clock expires when the WATCHDOG SEL is set to 0b01 or 0b10
- No I2C transaction occurs when VIN is plugged in when the WATCHDOG_15_SENABLE is set to 0b1 within 15s
- 3. EN RST SHIP is set to 2b11
- 4. PB_LPRESS_ACTION is set to 2b11 and the button has been pressed for a duration set by MR_LP_LPRESS

Below is a sequence of events during a hadware reset:

- 1. Turn OFF (if adapter is present) input FET
- 2. Turn OFF battery FET
- 3. Engage pulldown on SYS
- 4. Start the Autowake timer
- 5. Once the Autowake timer expires, disconnect the pulldown on SYS
- 6. Reset all registers to default (as in new power up)
- 7. Turn ON battery FET and input FET (if applicable).

At a time t_{RESET_WARN} before the reset pulldown on SYS occurs, an interrupt occurs to signify a hardware reset is about to occur.

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

23



6.3.12 Software Reset

When a software reset is issued either through the watchdog action configurable through WATCHDOG_SEL bits or register reset configurable through REG_RST bit, the device will reset all the registers to defaults.

6.3.13 Interrupt Indicator (/INT) Pin

The device contains an open-drain output that signals its status and is valid only after the device has completed start-up into a valid state. If the part starts into a fault, interrupts will not be sent.

The /INT pin is normally in high impedance and is pulled low for 128 µs when an interrupt condition occurs. When a fault or status change occurs or any other condition that generates an interrupt, a 128-µs pulse (/INT pin pulled down) is sent on /INT to notify the host.

Interrupts can be masked through I^2C . If the interrupt condition occurs while the interrupt is masked an interrupt pulse will not be sent. If the interrupt is unmasked while the fault condition is still present, an interrupt pulse will not be sent until the /INT trigger condition occurs while unmasked. Below are a list of interrupts that can be masked through I^2C .

MASK BIT	ACTION
ILIM_INT_MASK	Do not issue an /INT pulse when ILIM limiting occurs
DPM_INT_MASK	Do not issue an /INT pulse when VINDPM is active or VDPPM
TS_INT_MASK	Do not issue an /INT pulse when any of the TS events have occured.
TREG_INT_MASK	Do not issue an /INT pulse when TREG is actively reducing the current
BAT_INT_MASK	Do not issue an /INT pulse when BATOCP or BUVLO event is triggered
CHG_STATUS_INT_MASK	Do not send an interrupt anytime there is a charging status change.

表 6-6. Mask Bit

6.3.14 Power Good (PG) / General Purpose Output Pin

The /PG/GPO pin is an open-drain output that by default indicates when a valid IN supply is present. It can also be configured to be a general purpose output (GPO) controlled through I²C. Connect /PG/GPO to the desired logic voltage rail using a 1-k Ω to 100-k Ω resistor, or use with an LED for visual indication.

Below is the description for each configuration:

In its default state, /PG/GPO pulls to GND when the following conditions are met: VIN > V $_{IN_UVLO}$, VIN > VBAT+V $_{SLEEP}$ and VIN < V $_{IN_OVP}$. /PG/GPO is high impedance when the input power is not within specified limits. PG Mode is set to b0 to indicate the state of VIN.

General purpose open drain output when setting the PG_MODE bits to b1. The state of the /PG/GPO pin is then controlled through the PG_GPO bit, where if GPO_PG is 0 , the /PG/GPO pin is high impedance and if it is 1, the /PG/GPO pin is low.

6.3.15 External NTC Monitoring (TS)

6.3.15.1 TS Biasing and Function

The device is configured to meet JEITA requirements or simpler HOT/COLD function only. Additionally, the TS charger control function can be disabled through the TS_EN bit. This will only disable the TS charge action but the faults are still reported based on the TS voltage. To satisfy the JEITA requirements, four temperature thresholds are monitored: the cold battery threshold,the cool battery threshold, the warm battery threshold, and the hot battery threshold. These temperatures correspond to the V_{COLD} , V_{COOL} , V_{WARM} , and V_{HOT} thresholds in the Electrical Characteristics table. Charging and safety timers are suspended when $V_{TS} < V_{HOT}$ or $V_{TS} > V_{COLD}$. When $V_{COOL} < V_{TS} < V_{COLD}$, the charging current is reduced to the value programmed in the TS_Setting

Copyright © 2025 Texas Instruments Incorporated

English Data Sheet: SLUSF69

register/ bit TS_ICHG_0. When $V_{HOT} < V_{TS} < V_{WARM}$, the battery regulation voltage is reduced by 100 mV or 200 mV based on the value programmed in TS_VRCG_0 bit within the TS_Setting register.

For devices where the TS function is not needed, tie a $10-k\Omega$ resistor to the TS/MR pin.

There is an active voltage clamp present on this device which will prevent the voltage on TS/MR pin from rising above the VTS_CLAMP threshold. This will particularly be ON when the TS/MR pin is floating. The bit TS_OPEN_STAT is set when this clamp is active. This will also be ON regardless of the TS_EN bit. The interrupt is asserted as long as the TS_INT mask is not written.

The bits TS_HOT, TS_COLD, TS_WARM and TS_COOL will allow these thresholds to be adjusted slightly. The hysteresis will also move along with these thresholds. When the TS_WARM condition occurs, the device will lower the battery target regulation voltage by TS_VRCG but will not modify the VBAT_CTRL register.

The TS_ICHG bit will reduce charging current based on the factor described in the register map when the TSMR pin hits a TS_COOL condition. The TREG function will still be based on this reduced threshold.

The TS_VRCG_0 bit will reduce the charging voltage when the TS/MR pin hits the TS_WARM threshold. The factor will be based on the register map.

When the button is detected as a "press" during the charging process, charging will be momentarily suspended until the button is high again. When charging is disabled in any of the TS faults, the trickle charging is also disabled. In a TS fault where the current is reduced (COOL), the trickle charging current is not altered.

6.3.16 I²C Interface

The device uses an I 2 C compatible interface to program and read control parameters, status bits, etc. I 2 C $^{\text{TM}}$ is a 2-wire serial interface developed by Philips Semiconductor (see I 2 C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I 2 C compatible devices connect to the I 2 C bus through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The device works as a preipheral and supports the following data transfer modes, as defined in the I²C Bus™ Specification: standard mode (100 kbps) and fast mode (400 kbps). The interface adds flexibility to the battery charge solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements.

Register contents remain intact as long as V_{BAT} or V_{IN} voltages remains above their respective undervoltage lockout thresholds and the device is not in shutdown mode.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as the F/S-mode in this document. The device only supports 7-bit addressing. The device 7-bit address is 0x6A (8-bit shifted address is 0xD4).

6.3.16.1 F/S Mode Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in ☑ 6-9. All I²C-compatible devices should recognize a start condition.

Product Folder Links: BQ25186

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

25






図 6-9. START and STOP Condition

The master then generates the SCL pulses, and transmits the 8-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see 🗵 6-10). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see 🗵 6-11) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.




図 6-10. Bit Transfer on the Serial Interface

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see 🗵 6-9). This releases the bus and stops the communication link with the addressed slave. All I²C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and wait for a start condition followed by a matching address. If a transaction is terminated prematurely, the master needs sending a STOP condition to prevent the slave I²C logic from remaining in an incorrect state. Attempting to read data from register addresses not listed in this section wil result in FFh being read out.

Copyright © 2025 Texas Instruments Incorporated




図 6-11. Ackowledge on the I²C Bus




図 6-12. Bus Protocol

6.4 Device Functional Modes

The BQ25186 has four main modes of operation: Charger/Adapter Mode (when a supply is connected to IN), Battery Mode (when only battery is connected), Ship Mode, and Shutdown Mode. The table below summarizes the functions that are active for each operation mode.

表 6-7. Device Functional Modes

FUNCTION	CHARGER/ADAPTER MODE	BATTERY MODE	SHIP MODE	SHUTDOWN MODE
Input Overvoltage	Yes	Yes	No	No
Input Undervoltage	Yes	Yes	Yes	Yes
Battery Overcurent	Yes	Yes	Yes	No
Input DPM	Yes	No	Yes	No

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

27



表 6-7. Device Functional Modes (続き)

FUNCTION	CHARGER/ADAPTER MODE	BATTERY MODE	SHIP MODE	SHUTDOWN MODE
Dynamic Power Path Management	Yes	No	No	No
BATFET	Yes	Yes	No	No
TS Measurement	Yes	No	No	No
Battery Charging	Yes	No	No	No
Input Current Limit	Yes	No	No	No
Pushbutton Input	Yes	No	No	No

English Data Sheet: SLUSF69



6.5 Register Maps

6.5.1 I²C Registers

 \pm 6-8 lists the I²C registers. All register offset addresses not listed in \pm 6-8 should be considered as reserved locations and the register contents should not be modified.

表 6-8. I²C Registers

		2x 0-0. I C Registers	
Offset	Acronym	Register Name	Section
0x0	STAT0	Charger Status	Go
0x1	STAT1	Charger Status and Faults	Go
0x2	FLAG0	Charger Flag Registers	Go
0x3	VBAT_CTRL	Battery Voltage Control	Go
0x4	ICHG_CTRL	Fast Charge Current Control	Go
0x5	CHARGECTRL0	Charger Control 0	Go
0x6	CHARGECTRL1	Charger Control 1	Go
0x7	IC_CTRL	IC Control	Go
0x8	TMR_ILIM	Timer and Input Current Limit Control	Go
0x9	SHIP_RST	Shipmode, Reset and Pushbutton Control	Go
0xA	SYS_REG	SYS Regulation Voltage Control	Go
0xB	TS_CONTROL	TS Control	Go
0xC	MASK_ID	MASK and Device ID	Go

Complex bit access types are encoded to fit into small table cells. $\frac{1}{2}$ 6-9 shows the codes that are used for access types in this section.

表 6-9. I²C Access Type Codes

Access Type	Code	Description				
Read Type						
R	R	Read				
RC	RC	Read to Clear				
Write Type						
W	W	Write				
Reset or Default Value						
- n		Value after reset or the default value				

29



6.5.1.1 STAT0 Register (Offset = 0x0) [Reset = X]

STAT0 is shown in 図 6-13 and described in 表 6-10.

Return to the Summary Table.

図 6-13. STAT0 Register




表 6-10. STATO Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	TS_OPEN_STAT	R	Х	TS Open Status (Clamp is active) 1b0 = TSMR pin is not Open 1b1 = TSMR pin is Open or V _{BAT} < V _{BAT_HALT} .
6-5	CHG_STAT_1:0	R	X	Charging Status Indicator 2b00 = Not Charging while charging is enabled. 2b01 = Constant Current Charging (Trickle Charge/ Pre Charge or in Fast Charge Mode) 2b10 = Constant Voltage Charging 2b11 = Charge Done or charging is disabled by the host.
4	ILIM_ACTIVE_STAT	R	Х	Input Curent Limit Active 1b0 = Not Active 1b1 = Active
3	VDPPM_ACTIVE_STAT	R	Х	VDPPM Mode Active 1b0 = Not Active 1b1 = Active
2	VINDPM_ACTIVE_STAT	R	Х	VINDPM Mode Active 1b0 = Not Active 1b1 = Active
1	THERMREG_ACTIVE_ST AT	R	х	Thermal Regulation Active 1b0 = Not Active 1b1 = Active
0	VIN_PGOOD_STAT	R	Х	VIN Power Good 1b0 = VIN Power Not Good 1b1 = VIN Power Good

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2025 Texas Instruments Incorporated

6.5.1.2 STAT1 Register (Offset = 0x1) [Reset = X]

STAT1 is shown in 図 6-14 and described in 表 6-11.

Return to the Summary Table.

図 6-14. STAT1 Register




表 6-11. STAT1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	VIN_OVP_STAT	R	1b0	VIN_OVP Status 1b0 = Not Active 1b1 = Active
6	BUVLO_STAT	R	X	Battery UVLO Status 1b0 = Not Active 1b1 = Active
5	RESERVED	R	X	Reserved
4-3	TS_STAT_1:0	R	2b00	TS Status 2b00 = Normal 2b01 = VTS < VHOT or VTS > VCOLD(charging suspended) 2b10 = VCOOL < VTS < VCOLD (Charging current reduced by value set by TS_Registers) 2b11 = VWARM > VTS > VHOT (Charging voltage reduced by value set by TS_Registers)
2	SAFETY_TMR_FAULT_F LAG	RC	1b0	Safety Timer Expired Fault Cleared only after CE is toggled. 1b0 = Not Active 1b1 = Active
1	WAKE1_FLAG	RC	1b0	Wake 1 Timer Flag 1b0 = Does not meet Wake 1 Condition 1b1 = Met Wake 1 Condition
0	WAKE2_FLAG	RC	1b0	Wake 2 Timer Flag 1b0 = Does not meet Wake 2 Condition 1b1 = Met Wake2 Condition



6.5.1.3 FLAG0 Register (Offset = 0x2) [Reset = X]

FLAG0 is shown in 図 6-15 and described in 表 6-12.

Return to the Summary Table.

図 6-15. FLAG0 Register




表 6-12. FLAG0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	TS_FAULT	RC	X	TS_Fault 1b0 = No TS Fault detected 1b1 = TS Fault detected
6	ILIM_ACTIVE_FLAG	RC	X	ILIM Active 1b0 = NO ILIM Fault detected 1b1 = ILIM Fault detected
5	VDPPM_ACTIVE_FLAG	RC	X	VDPPM FLAG 1b0 = VDPPM fault not detected 1b1 = VDPPM fault detected
4	VINDPM_ACTIVE_FLAG	RC	X	VINDPM FLAG 1b0 = VINDPM fault not detected 1b1 = VINDPM fault detected
3	THERMREG_ACTIVE_FL AG	RC	X	Thermal Regulation FLAG 1b0 = No thermal regulation detected 1b1 = Thermal regulation has occured
2	VIN_OVP_FAULT_FLAG	RC	X	VIN_OVP FLAG 1b0 = VIN_OVP fault not detected 1b1 = VIN_OVP fault detected
1	BUVLO_FAULT_FLAG	RC	Х	Battery undervoltage FLAG 1b0 = Battery undervoltage fault not detected 1b1 = Battery undervoltage fault detected
0	BAT_OCP_FAULT	RC	X	Battery overcurrent protection 1b0 = Battery overcurrent condition not detected 1b1 = Battery overcurrent condition detected

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2025 Texas Instruments Incorporated



6.5.1.4 VBAT_CTRL Register (Offset = 0x3) [Reset = 0x46]

VBAT_CTRL is shown in 図 6-16 and described in 表 6-13.

Return to the Summary Table.

図 6-16. VBAT_CTRL Register

7	6	5	4	3	2	1	0
RESERVED	VBATREG_6:0						
R/W-1b0				R/W-7b1000110			
					Tel 1	1-11	i i i i i i i i i i i i i i i i i i i

表 6-13. VBAT_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	PG_MODE	R/W	1b0	PG_GPO pin as GPO 1b0 = PG_GPO as a status of VIN (Power Good) 1b1 = PG_GPO as a general-purpose output pin (GPO)
6-0	VBATREG_6:0	R/W	: 7b1000110	Battery Regulation Voltage VBATREG= 3.5V + VBATREG_CODE * 10mV. Maximum programmable voltage = 4.65V

資料に関するフィードバック (ご意見やお問い合わせ) を送信

33



6.5.1.5 ICHG_CTRL Register (Offset = 0x4) [Reset = 0x5]

ICHG_CTRL is shown in 図 6-17 and described in 表 6-14.

Return to the Summary Table.

図 6-17. ICHG_CTRL Register




表 6-14. ICHG_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	CHG_DIS	R/W	1b0	Charge Disable 1b0 = Battery Charging Enabled 1b1 = Battery Charging Disabled
6-0	ICHG_6:0	R/W	7b0000101	For ICHG <= 35mA = ICHGCODE +5mA For ICHG > 35mA = 40+ ((ICHGCODE-31)*10)mA. Maximum programmable current = 1000mA

Product Folder Links: BQ25186

資料に関するフィードバック (ご意見やお問い合わせ) を送信

Copyright © 2025 Texas Instruments Incorporated

6.5.1.6 CHARGECTRL0 Register (Offset = 0x5) [Reset = 0x24]

CHARGECTRL0 is shown in 図 6-18 and described in 表 6-15.

Return to the Summary Table.

図 6-18. CHARGECTRL0 Register

7	6	5	4	3	2	1	0
RESERVED	IPRECHG	ITERM_1:0		VINDPM_1:0		THERM_	REG_1:0
R/W-1b0	R/W-1b0	R/W-2b10		R/W-2b01		R/W-2b00	

表 6-15. CHARGECTRL0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	EN_FC_MODE	R/W	1b0	Enable or disable Flash Charging mode 1b0 = Disable 1b1 = Enable
6	IPRECHG	R/W	1b0	Precharge current = x times of term 1b0 = Precharge is 2x Term 1b1 = Precharge is Term
5-4	ITERM_1:0	R/W	2b10	Termination current = % of Icharge 2b00 = Disable 2b01 = 5% of ICHG 2b10 = 10% of ICHG 2b11 = 20% of ICHG
3-2	VINDPM_1:0	R/W	2b00	VINDPM Level Selection 2b00 = VBAT + 300 mV. 2b01 = 4.5 V 2b10 = 4.7 V 2b11 = Disabled
1-0	THERM_REG_1:0	R/W	2b00	Thermal Regulation Threshold 2b00 = 100C 2b01 = 80C 2b10 = 60C 2b11 = Disabled



6.5.1.7 CHARGECTRL1 Register (Offset = 0x6) [Reset = 0x56]

CHARGECTRL1 is shown in 図 6-19 and described in 表 6-16.

Return to the Summary Table.

図 6-19. CHARGECTRL1 Register




表 6-16. CHARGECTRL1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	IBAT_OCP_1:0	R/W	2b11	Battery Discharge Current Limit 2b00 = 500mA 2b01 = 1000mA 2b10 = 1500mA 2b11 = 3000mA
5-3	BUVLO_2:0	R/W	3b010	Battery Undervoltage LockOut Threshold Falling (150mV Hist). 3b000 = 3.0V 3b001 = 3.0V 3b010 = 3.0V 3b011 = 2.8V 3b100 = 2.6V 3b101 = 2.4V 3b110 = 2.2V 3b111 = 2.0V
2	CHG_STATUS_INT_MAS	R/W	1b1	Mask Charging Status Interrupt 1b0 = Enable Charging Status Interrupt anytime there is a charging status change. 1b1 = Mask Charging Status Interrupt
1	ILIM_INT_MASK	R/W	1b1	Mask ILIM Fault Interrupt 1b0 = Enable ILIM Interrupt 1b1 = Mask ILIM Interrupt
0	VINDPM_INT_MASK	R/W	1b0	Mask VINDPM Interrupt 1b0 = Enable VINDPM and DPPM Interrupt 1b1 = Mask VINDPM and DPPM Interrupt

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2025 Texas Instruments Incorporated

6.5.1.8 IC_CTRL Register (Offset = 0x7) [Reset = 0x84]

IC_CTRL is shown in 図 6-20 and described in 表 6-17.

Return to the Summary Table.

図 6-20. IC_CTRL Register

7	6	5	4	3	2	1	0				
TS_EN	VLOWV_SEL	VRCH_0	2XTMR_EN	SAFETY_T	TIMER_1:0	WATCHDO	G_SEL_1:0				
R/W-1b1	R/W-1b0	R/W-1b0	R/W-1b0	R/W-2b01		R/W-2	2b00				

表 6-17. IC_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	TS_EN	R/W	1b1	TS Auto Function 1b0 = TS auto function disabled (Only charge control is disabled. TS monitoring is enabled) 1b1 = TS auto function enabled
6	VLOWV_SEL	R/W	1b0	Precharge Voltage Threshold (VLOWV) 1b0 = 3V 1b1 = 2.8V
5	VRCH_0	R/W	1b0	Recharge Voltage Threshold 1b0 = 100mV 1b1 = 200 mV
4	2XTMR_EN	R/W	1b0	Timer Slow 1b0 = The timer is not slowed at any time 1b1 = The timer is slowed by 2x when in any control other than CC or CV
3-2	SAFETY_TIMER_1:0	R/W	2b01	Fast Charge Timer 2b00 = 3 hour fast charge 2b01 = 6 hour fast charge 2b10 = 12 hour fast charge 2b11 = Disable safety timer
1-0	WATCHDOG_SEL_1:0	R/W	2b00	Watchdog Selection 2b00 = 160s default register values 2b01 = 160s HW_RESET 2b10 = 40s HW_RESET 2b11 = Disable watchdog function

37



6.5.1.9 TMR_ILIM Register (Offset = 0x8) [Reset = 0x4D]

TMR_ILIM is shown in $ext{ } ext{ } ext{$

Return to the Summary Table.

図 6-21. TMR_ILIM Register




表 6-18. TMR_ILIM Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	MR_LPRESS_1:0	R/W	2b01	Push button Long Press duration timer 2b00 = 5s 2b01 = 10s 2b10 = 15s 2b11 = 20s
5	MR_RESET_VIN	R/W	1b0	Hardware reset condition 1b0 = HW Resets are not gated by VIN_PowerGood 1b1 = HW Resets require VIN_PowerGood
4-3	AUTOWAKE_1:0	R/W	2b01	Auto Wake Up Timer Restart 2b00 = 0.5s 2b01 = 1s 2b10 = 2s 2b11 = 4s
2-0	ILIM_2:0	R/W	3b101	Input Current Limit Setting (max) 3b000 = 50mA 3b001 = 100mA 3b010 = 200mA 3b011 = 300mA 3b100 = 400mA 3b100 = 500mA 3b101 = 500mA 3b111 = 1050mA

Copyright © 2025 Texas Instruments Incorporated



6.5.1.10 SHIP_RST Register (Offset = 0x9) [Reset = 0x11]

SHIP_RST is shown in \boxtimes 6-22 and described in $\textcircled{\pm}$ 6-19.

Return to the Summary Table.

図 6-22. SHIP_RST Register

1 0
MR WAKE2_TMR EN_PUSH
) R/W-1b0 R/W-1b1

表 6-19. SHIP_RST Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	REG_RST	R/W	1b0	Software Reset 1b0 = Do nothing 1b1 = Software Reset
6-5	EN_RST_SHIP_1:0	R/W	2b00	Ship mode Enable and Hardware Reset 2b00 = Do nothing 2b01 = Enable shutdown mode 2b10 = Enable ship mode 2b11 = Hardware Reset
4-3	PB_LPRESS_ACTION_1:	R/W	2b10	Pushbutton long press action 2b00 = Do nothing 2b01 = Hardware Reset 2b10 = Enable Ship mode. Ship mode can be exited by waking the device with a TSMR button press or adapter insertion 2b11 = Enable Shutdown Mode. Shutdown mode can be exited by an adapter insertion.
2	WAKE1_TMR	R/W	1b0	Wake 1 Timer Set 1b0 = 300ms 1b1 = 1s
1	WAKE2_TMR	R/W	1b0	Wake 2 Timer Set 1b0 = 2s 1b1 = 3s
0	EN_PUSH	R/W	1b1	Enable Push Button and Reset Functionality when in Active Battery 1b0 = Disable 1b1 = Enable

39



6.5.1.11 SYS_REG Register (Offset = 0xA) [Reset = 0x42]

SYS_REG is shown in $ext{ } ext{ }$

Return to the Summary Table.

図 6-23. SYS_REG Register




表 6-20. SYS_REG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	SYS_REG_CTRL_2:0	R/W	3b010	SYS Regulation Voltgage 3b000 = Battery Tracking Mode 3b001 = 4.4V 3b010 = 4.5V 3b011 = 4.6V 3b100 = 4.7V 3b101 = 4.8V 3b110 = 4.9V 3b111 = Pass-Through (if OVP is 5.7 V) or 5.5 V (if OVP is 18.5 V)
4	PG_GPO	R/W	1b0	Power Good Logic Level 1b0 = PG_GPO is high impedance 1b1 = PG_GPO is low
3-2	SYS_MODE_1:0	R/W	2600	Sets how SYS is powered in any state, except SHIPMODE 2b00 = SYS powered from VIN if present or VBAT (current def) 2b01 = SYS powered from VBAT only, even if VIN present 2b10 = SYS disconnected and left floating (VDD and digital are all still running. TSMR/ VIN would have to wake SYS) 2b11 = SYS disconnected with pulldown(VDD and digital are all still running. TSMR/VIN would have to wake SYS)
1	WATCHDOG_15S_ENAB LE	R/W	1b0	I2C Watchdog 1b0 = Mode Disabled 1b1 = Do a HW reset after 15s if no I2C transaction after VIN plugged
0	VDPPM_DIS	R/W	1b0	Disable DPPM 1b0 = Enable DPPM 1b1 = Disable DPPM

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2025 Texas Instruments Incorporated



6.5.1.12 TS_CONTROL Register (Offset = 0xB) [Reset = 0x0]

TS_CONTROL is shown in 図 6-24 and described in 表 6-21.

Return to the Summary Table.

図 6-24. TS_CONTROL Register

7	6	5	4	3	2	1	0
TS_	НОТ	TS_C	OLD	TS_WARM	TS_COOL	TS_ICHG	TS_VRCG
R/W-2b00		R/W-	2b00	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0

表 6-21. TS_CONTROL Register Field Descriptions

Bit	Field	Туре	Reset	Description			
7-6	тѕ_нот	R/W	2b00	TS Hot threshold register 2b00 = Default 60C 2b01 = 65C 2b10 = 50C 2b11 = 45C			
5-4	TS_COLD	R/W	2b00	TS Cold threshold register 2b00 = Default 0C 2b01 = 3C 2b10 = 5C 2b11 = -3C			
3	TS_WARM	R/W	1b0	TS Warm threshold registerTS Warm threshold (Easy to push with Rs, favor low) 1b0 = Default 45C 1b1 = Disabled			
2	TS_COOL	R/W	1b0	TS Cool threshold register (Easy to push with Rp, favor high) 1b0 = Default 10C 1b1 = Disabled			
1	TS_ICHG	R/W	1b0	Fast charge current when decreased by TS function 1b0 = 0.5*ICHG 1b1 = 0.2*ICHG			
0	TS_VRCG	R/W	1b0	Reduced target battery voltage during Warm 1b0 = VBATREG -100mV 1b1 = VBATREG -200mV			



6.5.1.13 MASK_ID Register (Offset = 0xC) [Reset = 0x40]

MASK_ID is shown in 図 6-25 and described in 表 6-22.

Return to the Summary Table.

図 6-25. MASK_ID Register




表 6-22. MASK_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	TS_INT_MASK	R/W	1b0	MASK_TS 1b0 = Enable TS Interrupt 1b1 = Mask TS Interrupt
6	TREG_INT_MASK	R/W	1b1	MASK_TREG 1b0 = Enable TREG Interrupt 1b1 = Mask TREG Interrupt
5	BAT_INT_MASK	R/W	1b0	MASK_BATOCP_BUVLO 1b0 = Enable BOCP or BUVLO Interrupt 1b1 = Mask BOCP or BUVLO Interrupt
4	PG_INT_MASK	R/W	1b0	MASK_PG 1b0 = Enable PG and VINOVP Interrupt 1b1 = Mask PG and VINOVP Interrupt
3-0	Device_ID	R	4b0001	Device ID

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2025 Texas Instruments Incorporated

7 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

A typical application of the BQ25186 consists of the device configured as an I²C controlled single cell Li-ion battery charger and power path manager or battery applications such as smart-watches and wireless headsets. A battery thermistor may be connected to the TS pin to allow the device to monitor the battery temperature and control charging as desired.

The system designer may connect the TS/MR pin input to a push-button to send interrupts to the host as a button is pressed or to allow the application end user to reset the system.

7.2 Typical Application




図 7-1. Typical Application

7.2.1 Design Requirements

The design requirements for the following design example are shown in \pm 7-1.

表 7-1. Design Parameters

PARAMETER	VALUE		
IN Supply Voltage	5 V		
Battery Regulation Voltage	4.2 V		

Product Folder Links: BQ25186

Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

43



7.2.2 Detailed Design Procedure

Input (IN/SYS) Capacitors

Low ESR ceramic capacitors such as X7R or X5R are preferred for input decoupling capacitors and should be placed as close as possible to the supply and ground pins for the IC. Due to the voltage derating of the capacitors, it is recommended that 35-V rated capacitors are used for the IN pin. Higher IN voltages can cause significant decrease in effective capacitance due to DC Bias derating. For output staibility, it is important that the minimum capacitnace after derating be higher than 1 μ F for the operating input voltage.

TS

The ground connection for the NTC must be made as close as possible to the GND pin of the device or kelvin connected to it to minimize any error in TS measurement due to IR drops on the ground board lines.

If the system designer does not wish to use the TS function for charging control, a $10-k\Omega$ resistor must be connected from TS to ground.

Recommended Passive Components


	PARAMETER	MIN	NOM	MAX	UNIT
C _{SYS}	Capacitance on SYS pin	1	10	100	μF
C _{BAT}	Capacitance on BAT pin	1	1	-	μF
C _{IN}	IN input bypass capacitance (After DC Bias Derating)	1	1	10	μF

資料に関するフィードバック (ご意見やお問い合わせ) を送信 Copyright © 2025 Texas Instruments Incorporated



7.2.3 Application Curves

 C_{IN} = 1 μ F, C_{OUT} = 10 μ F, V_{IN} = 5 V, V_{OUT} = 3.8 V, I_{CHG} = 10 mA (unless otherwise specified)





Copyright © 2025 Texas Instruments Incorporated

資料に関するフィードバック(ご意見やお問い合わせ)を送信

45







English Data Sheet: SLUSF69



8 Power Supply Recommendations

The BQ25186 requires the adapter or IN supply to be between 3.3 V . The battery voltage must be higher than 3.15 V or $V_{BATUVLO}$ to ensure proper operation. Higher input voltages result in higher input dissipation.

Copyright © 2025 Texas Instruments Incorporated

English Data Sheet: SLUSF69

48



9 Layout

9.1 Layout Guidelines

- To obtain optimal performance, the decoupling capacitor from IN to GND, the capacitor from SYS to GND, and the BAT to GND capacitor should be placed as close as possible to the device.
- · A solid ground plane should be used that is tied to the GND pin and thermal pad
- The pushbutton GND should be connected as close to the device as possible
- The high current charge paths into IN, SYS, and BAT must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces

9.2 Layout Example




図 9-1. Board Layout Example

English Data Sheet: SLUSF69



10 Device and Documentation Support

10.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

10.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、www.tij.co.jp のデバイス製品フォルダを開いてください。[通知] をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取ることができます。 変更の詳細については、改訂されたドキュメントに含まれている改訂履歴をご覧ください。

10.3 サポート・リソース

テキサス・インスツルメンツ E2E[™] サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、各寄稿者により「現状のまま」提供されるものです。これらはテキサス・インスツルメンツの仕様を構成するものではなく、必ずしもテキサス・インスツルメンツの見解を反映したものではありません。テキサス・インスツルメンツの使用条件を参照してください。

10.4 Trademarks

テキサス・インスツルメンツ E2E[™] is a trademark of Texas Instruments. すべての商標は、それぞれの所有者に帰属します。

10.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

10.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

11 Revision History

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (May 2024) to Revision A (January 2025)

Page

• 「事前情報」から「量産データ」に変更.......1

資料に関するフィードバック(ご意見やお問い合わせ)を送信

Copyright © 2025 Texas Instruments Incorporated

English Data Sheet: SLUSF69



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

51

重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されているテキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。テキサス・インスツルメンツがこれらのリソースを提供することは、適用されるテキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありません。

お客様がいかなる追加条項または代替条項を提案した場合でも、テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
BQ25186DLHR	Active	Production	WSON (DLH) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	B186
BQ25186DLHR.A	Active	Production	WSON (DLH) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	B186

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Jan-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25186DLHR	WSON	DLH	10	3000	180.0	8.4	2.3	2.5	1.2	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION


www.ti.com 31-Jan-2025



*All dimensions are nominal

Γ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
Г	BQ25186DLHR	WSON	DLH	10	3000	210.0	185.0	35.0

PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要なお知らせと免責事項

テキサス・インスツルメンツは、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、 テキサス・インスツルメンツ製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した テキサス・インスツルメンツ製品の選定、(2) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている テキサス・インスツルメンツ製品を使用するアプリケーションの開発の目的でのみ、 テキサス・インスツルメンツはその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。 テキサス・インスツルメンツや第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、 テキサス・インスツルメンツおよびその代理人を完全に補償するものとし、 テキサス・インスツルメンツは一切の責任を拒否します。

テキサス・インスツルメンツの製品は、 テキサス・インスツルメンツの販売条件、または ti.com やかかる テキサス・インスツルメンツ 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。 テキサス・インスツルメンツがこれらのリソ 一スを提供することは、適用される テキサス・インスツルメンツの保証または他の保証の放棄の拡大や変更を意味するものではありませ ん。

お客様がいかなる追加条項または代替条項を提案した場合でも、 テキサス・インスツルメンツはそれらに異議を唱え、拒否します。

郵送先住所: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated