





参考資料



development

BQ21080 JAJSPL3 - JANUARY 2023

BQ21080 I²C 制御、1 セル、0.8A リニア・バッテリ・チャージャ、パワー・パ スおよび出荷モード付き

1 特長

- 800mA パワー・パス・リニア・バッテリ・チャージャ
 - バッテリ間充電とUSBアダプタ用に最適化された 入力動作電圧範囲:3.0V~5.9V
 - 許容入力電圧 25V
 - 精度 0.5% のバッテリ・レギュレーション電圧を 3.6V~4.65V の間で 10mV 刻みで設定可能
 - 5mA~800mA の設定可能な高速充電電流
 - 55mΩ バッテリー FET オン抵抗
 - 最大 2.5A の放電電流で高いシステム負荷に対応
 - 終止電流を最小 0.5mA まで設定可能
 - JEITA サポートを含む NTC 充電プロファイルのス レッショルドを設定可能
 - システムを回復させるためのパワー・サイクルおよ び先進リセット機能
- システム電源およびバッテリ充電用のパワー・パス管理
 - バッテリ電圧トラッキングと入力パススルーのオプシ ョンに加えて、4.4V~4.9V の範囲でレギュレートさ れたシステム電圧 (SYS)
 - 設定可能な入力電流制限
 - システム用にアダプタ電源またはバッテリ電源を選 択可能
 - 動的なパワー・パス管理により、弱いアダプタからの 充電を最適化
- 超低静止電流モード
 - 30nA シャットダウン・モード
 - 3.2µA 出荷モード、ボタン・プレス・ウェイク付き
 - 4µA バッテリ単独モード
 - 45μA 入力アダプタ lq (スリープ・モード)
- 1 つの押しボタンによるウェイクアップおよびリセット入
- フォルト保護機能内蔵
 - 入力過電圧保護 (V_{IN OVP})
 - バッテリ低電圧保護 (V_{RUMIO})
 - バッテリ短絡保護 (BATSC)
 - バッテリ過電流保護 (BATOCP)
 - 入力電流制限保護 (ILIM)
 - サーマル・レギュレーション (TREG) およびサーマ ル・シャットダウン (TSHUT)
 - バッテリ過熱フォルト保護 (TS)
 - ウォッチドッグおよび安全タイマ・フォルト
 - システム短絡保護
 - システム過電圧保護

2 アプリケーション

- TWS ヘッドセットと充電ケース
- スマート眼鏡、AR、VR
- スマート・ウォッチ、その他のウェアラブル・デバイス
- リテール・オートメーションおよびペイメント
- ビル・オートメーション


3 概要

BQ21080 は、小さなソリューション・サイズと、バッテリ寿 命を延長するための低い静止電流に重点を置いたリニア・ バッテリ・チャージャ IC です。このデバイスは8ボール・ チップスケール・パッケージで供給され、製造での HDI PCB プロセスが必要ないため、PCB コストを削減できま す。このデバイスは、最大 800mA の充電および最大 2.5A のシステム負荷をサポートできます。

デバイス情報

部品番号	パッケージ ⁽¹⁾	本体サイズ (公称)
BQ21080	DSBGA (8)	1.6mm × 1.1mm

利用可能なパッケージについては、データシートの末尾にある注 文情報を参照してください。



簡略回路図



Table of Contents

1 特長 1	8.4 Device Functional Modes	24
2 アプリケーション1	8.5 Register Maps	25
3 概要1	9 Application and Implementation	33
4 Revision History2	9.1 Application Information	33
5 Description (continued)3	9.2 Typical Application	<mark>33</mark>
6 Pin Configuration and Functions4	10 Power Supply Recommendations	40
7 Specifications5	11 Layout	41
7.1 Absolute Maximum Ratings5	11.1 Layout Guidelines	41
7.2 ESD Ratings5	11.2 Layout Example	41
7.3 Thermal Information5	12 Device and Documentation Support	42
7.4 Recommended Operating Conditions5	12.1 Device Support	42
7.5 Electrical Characteristics6	12.2ドキュメントの更新通知を受け取る方法	42
7.6 Timing Requirements9	12.3 サポート・リソース	42
7.7 Typical Characteristics10	12.4 Trademarks	42
8 Detailed Description11	12.5 静電気放電に関する注意事項	42
8.1 Overview11	12.6 用語集	42
8.2 Functional Block Diagram15	13 Mechanical, Packaging, and Orderable	
8.3 Feature Description15	Information	43

4 Revision History 資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

DATE	REVISION	NOTES
January 2023	*	Initial Release



5 Description (continued)

The battery is charged using a standard Li-ion or LiFePO4 charge profile with three phases: precharge, constant current and constant voltage. Thermal regulation provides the maximum charge current while managing the device temperature. The charger is also optimized for battery to battery charging with 3-V minimum input voltage operation and can withstand 25-V absolute maximum line transients. The device integrates a single push-button input and reset circuitry to reduce the total solution footprint.

Copyright © 2023 Texas Instruments Incorporated



6 Pin Configuration and Functions




図 6-1. YBG Package 8-Pin DSBGA (Top View)

表 6-1. Pin Functions

		1	
NAME NO.		I/O ⁽¹⁾	DESCRIPTION
		"0	DESCRIF HOR
IN	A2	Р	DC Input Power Supply. IN is connected to the external DC supply. Bypass IN to GND with at least 1 µF of capacitance using a ceramic capacitor.
SYS	B2	Р	Regulated System Output. Connect at least 10-µF ceramic capacitor (at least >1 µF of ceramic capacitance with DC bias derating) from SYS to GND as close to the SYS and GND pins as possible.
BAT	C2	Р	Battery Connection. Connect to the positive terminal of the battery. Bypass BAT to GND with at least 1 μ F of ceramic capacitance.
GND D2 - Ground connecti		-	Ground connection. Connect to the ground plane of the circuit.
SCL	B1	I/O	l ² C Interface Clock. Connect SCL to the logic rail through a 10-kΩ pullup resistor.
SDA	C1	I/O	l ² C Interface Data. Connect SDA to the logic rail through a 10-kΩ pullup resistor.
/INT	A1	0	INT is an open-drain output that signals fault interrupts. When a fault occurs, a 128- μ s active low pulse is sent out as an interrupt for the host. INT is enabled/disabled using the MASK_INT bit in the control register. Can be pulled up to the logic rail through a 1- μ 0 to 20- μ 0 resistor.
TS/MR	D1	I/O	Manual Reset Input/ NTC thermistor pin. TS/MR is a general purpose input that must be held low for greater than t_{LPRESS} to go into Ship mode or perform a hardware reset. It can also be used to detect shorter button press durations such as t_{WAKE1} and t_{WAKE2} TSMR may be driven by a momentary push-button or a MOS switch. The TSMR pin can also have an NTC thermistor connected on to it.

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input Voltage	IN	-0.3	25	V
Voltage	All other pins	-0.3	5.5	V
Input Current (DC)	IN		1.1	Α
SYS Discharge Current(DC)	SYS		1.5	Α
SYS Discharge Current (tpulse <20ms)	SYS		2.5	А
Output Sink Current	/INT		20	mA
T _J	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2500	V
V _(ESD)	Lieutiostatic discriarge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Thermal Information

		BQ21080	
	THERMAL METRIC	YBG (DSBGA)	UNIT
		8 PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (EVM ⁽²⁾)	65	°C/W
R _{0JA}	Junction-to-ambient thermal resistance (JEDEC ⁽¹⁾)	107.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	0.9	°C/W
R _{0JB}	Junction-to-board thermal resistance	30.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	30.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VBAT	Battery Voltage Range	2.2	4.6	V
VIN	Input Voltage Range	2.7	5.5	V

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

^{(2) 1}oz Copper, 2-layer board



7.4 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
IIN	Input Current Range (IN to SYS)		1.1	Α
IBAT	Battery Discharge Current (BAT to SYS)		1.5	Α
TJ	Operating Junction Temperature Range	-40	125	°C

7.5 Electrical Characteristics

VIN = 5V, VBAT = 3.6V. TJ =25°C unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CU	JRRENTS					
I _{Q_IN}	Input supply quiescent current	VBAT = 3.6V, VIN = 5V, Charge enabled, ICHG = 0mA, SYSREG = 4.5V		0.75	2	mA
I _{Q_IN}	Input supply quiescent current	VBAT = 3.6V, VIN = 5V, Charge enabled, ICHG = 0mA, SYSREG = Passthrough		0.660	1.5	mA
I _{SLEEP_IN}	SLEEP input current	VIN = 3.6V, VBAT = 3.7V		45		μA
I _{Q_BAT}	Battery quiescent current	V _{IN} <v<sub>UVLO , VBAT =3.6V, Push-button function enabled, 0°C < T_J < 85°C</v<sub>		4	7.5	μA
I _{BAT_SHUT}	Battery discharge current in Ship Mode	VIN = 0V, Ship Mode, VBAT = 3.6V, Adapter Sense wake enabled.		30		nA
I _{BAT_SHIP}	Battery discharge current in Ship Mode	VBAT = 3.6V, Push button function enabled (average current), 0°C < T _J < 85°C		3.2	4.5	μΑ
POWER-I	PATH MANAGEMENT AND INPUT				1	
V _{IN_OP}	Input voltage operating range		3		5.5	V
V _{IN_UVLO}	Exit IN undervoltage lock-out	IN rising			3	V
V _{IN_UVLO}	Enter IN undervoltage lock-out	IN falling			2.7	V
V _{IN_LOWV}	IN voltage to start charging	IN rising		3	3.15	V
V _{IN_LOWV} z	IN voltage to stop charging	IN falling		2.95	3.1	V
V _{IN_PORZ}	IN voltage threshold to enter shipmode	IN falling	1.09	1.3	1.66	V
V _{SLEEPZ}	Exit sleep mode threshold	IN rising, VIN - VBAT, VBAT= 4V	100	135	185	mV
V _{SLEEP}	Sleep mode threshold hysteresis	IN falling, VIN - VBAT, VBAT= 4V		72		mV
V _{IN_OVP}	VIN overvoltage rising threshold	IN rising	5.5	5.7	5.9	V
V _{IN_OV_H} ys	IN overvoltage hysteresis	IN falling		125		mV
		VBAT = 3.6V, IBAT_OCP= 00		0.5		Α
1	BATOCP(Reverse OCP only)	VBAT = 3.6V, IBAT_OCP= 01		1		Α
I _{BAT_OCP}	BATOCP(Reverse OCP offiy)	VBAT = 3.6V, IBAT_OCP= 10		1.5		Α
		VBAT = 3.6V, IBAT_OCP= 11	I	Disabled		Α
VBSUP1	Enter supplement mode threshold	VBAT = 3.6V, VBAT > V _{BUVLO} , VSYS< VBAT-VBSUP1		40		mV
VBSUP2	Exit supplement mode threshold	V _{BAT} > V _{BUVLO} , VSYS>VBAT-VBSUP2		20		mV
		VIN = 5V, ILIM =50mA	40	50	60	mA
		VIN = 5V, ILIM =100mA	80	90	98	mA
ILIM	Input Current Limit	VIN = 5V, ILIM= 300mA	270	300	330	mA
		VIN = 5V, ILIM= 500mA	450	475	498	mA
		VIN = 5V, ILIM= 1050mA	995	1050	1100	mA
	The state of the s					

Product Folder Links: BQ21080

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

7.5 Electrical Characteristics (continued)

VIN = 5V, VBAT = 3.6V. TJ =25°C unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{INDPM_A} cc	VINDPM accuracy	VINDPM target is not disabled	-3		3	%
V _{INDPM}	Input voltage threshold when input current is reduced	VINDPM target =4.2V		4.2		V
V_{DPPM}	SYS voltage threshold when charge current is reduced	VBAT = 3.6V, VSYS = V _{DPPM} + VBAT before charge current is reduced.		0.1		V
$V_{ ext{SYS_REG}}$	Programmable SVS regulation accuracy	All settings, ISYS from 0-0.5A, VIN = VSYS_REG + VIN_MIN_TH, All settings except passthrough mode and battery tracking mode	-3		3	%
_ACCURAC Y	Programmable SYS regulation accuracy	ISYS = 100mA, VIN = VSYS_REG + VIN_MIN_TH, All settings except passthrough mode and battery tracking mode	-2		2	%
V _{MINSYS}	Minimum SYS voltage when in battery tracking mode	VBAT < 3.6V		3.8		V
V _{SYS_TRA} CK	Voltage regulation threshold for SYS when VBAT >3.6V in battery tracking mode	VBAT = 4V, VSYS = VBAT + V _{SYS_TRACK}		225		mV
R _{SYS_PD}	SYS pull down resistance	V _{SYS} = 3.6V		25		Ω
BATTERY	CHARGER				<u>'</u>	
R _{ON_BAT}	Battery FET on-resistance	VBAT = 4.5V, IBAT =500mA		55	110	mΩ
R _{ON_IN}	Input FET on-resistance	IN = 5V, IIN = 1A		270	350	mΩ
V _{REG_RA}	Typical BAT charge voltage regulation range	10mV steps, programmabe through I ² C	3.5		4.65	V
V _{REG_AC}	BAT charge voltage accuracy, summary for all settings	All VBATREG settings, typical measurement at VBATREG = 4.2V	-0.5		0.5	%
I _{CHG_RAN} GE	Typical charge current regulation range	V _{OUT} > V _{LOWV}	5		800	mA
I _{CHG_ACC}	Charge current accuracy	VIN = 5V, Fastcharge >=40mA	-10		10	%
I _{CHG_ACC}	Charge current accuracy	Fastcharge current = 40mA	36	40	44	mA
I _{CHG_ACC}	Charge current accuracy	Fastcharge current = 630mA	567	630	693	mA
I _{PRECHG}	Typical pre-charge current, as percentage of ICHG	V _{OUT} < V _{LOWV}		20		%
I _{PRECHG} _ ACC	Precharge current accuracy	Fastcharge current >=40mA	-10		10	%
I _{TERM_AC} C	Termination current accuracy	IBAT = 3mA (IFCHG = 30mA) Tj = 25°C	-10		10	%
I _{TERM_AC}	Termination current accuracy	IBAT = 3mA (IFCHG = 30mA) Tj = 25°C	2.7		3.3	mA
V_{LOWV}	Pre-charge to fast-charge transition threshold	VLOWVSEL = 3.0V, VBAT rising	2.9	3	3.1	V
V_{LOWV}	Pre-charge to fast-charge transition threshold	VLOWVSEL = 2.8V, VBAT rising	2.7	2.8	2.9	V
V _{LOWV_H}	Battery LOWV hysteresis	All settings		100		mV



7.5 Electrical Characteristics (continued)

VIN = 5V, VBAT = 3.6V. TJ =25°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Battery UVLO, VBAT falling	BUVLO setting = b000		3		V
	Battery UVLO, VBAT falling	BUVLO setting = b011		2.8		V
	Battery UVLO, VBAT falling	BUVLO setting = b100		2.6		V
/ _{BUVLO}	Battery UVLO, VBAT falling	BUVLO setting = b101		2.4		V
	Battery UVLO, VBAT falling	BUVLO setting = b110		2.2		V
	Battery UVLO, VBAT falling	BUVLO setting = b111		2.0		V
/ _{BUVLO_H}	Battery UVLO hysteresis, VBAT rising	Any BUVLO Setting, value above VBAT, VIN = 5V	110	150	190	mV
/ _{BATPOR}	Battery only power up voltage, VBAT rising	-40C < Tj < 125C	3.08	3.21	3.46	V
,	Detter / reshares threshold	BAT falling, VRCH bit = 0	75	100	130	mV
/ _{RCH}	Battery recharge threshold	BAT falling, VRCH bit = 1	175	200	230	mV
V _{BATSC}	Short on battery threshold for trickle charge, VBAT rising		1.6	1.8	2.0	V
/ _{BATSC_H}	Battery short circuit voltage hysteresis			200		mV
BATSC	Trickle Charge Current	VBAT <v<sub>BATSC</v<sub>		8		mA
TERMPER	RATURE REGULATION AND TEMPERAT	URE SHUTDOWN				
REG	Typical junction temperature regulation	THERM_REG = 00		100		°C
REG	Typical junction temperature regulation	THERM_REG = 11		Disabled		
SHUT_RI	Thermal shutdown rising threshold	Temperature increasing		150		°C
Γ _{SHUT_FA} .LING	Thermal shutdown falling threshold	Temperature decreasing		135		°C
BATTERY	NTC MONITOR					
TS_BIAS	TS nominal bias current		36.5	38	39.5	μΑ
/ _{T1_Entry}	Cold - 00 @ Approx. 0°C, default	VIN = 5V	0.9575	1.0075	1.0575	V
/ _{T5_Entry}	Cool - 00 @ Approx. 10°C, default	VIN = 5V	0.6350	0.6700	0.7025	V
/ _{T6_Entry}	Warm - 00 @ Approx. 45°C, default	VIN = 5V	0.1730	0.1850	0.198	V
/ _{T7_Entry}	Hot - 00 @ Approx. 60°C, default	VIN = 5V	0.1050	0.1150	0.1250	V
/ _{T1_Exit}	Cold - 00 @ Approx. 5°C, default	VIN = 5V	0.7775	0.8200	0.8600	V
/ _{T5_Exit}	Cool - 00 @ Approx. 15°C, default	VIN = 5V	0.5225	0.5500	0.5775	V
/ _{T6_Exit}	Warm - 00 @ Approx. 41°C, default	VIN = 5V	0.2080	0.2200	0.235	V
/ _{T7 Exit}	Hot - 00 @ Approx. 55°C, default	VIN = 5V	0.1250	0.1350	0.1450	V
/ _{TS_ENZ}	TS monitoring enable threshold VTSMR <vts_enz be="" enabled<="" for="" function="" td="" to="" ts=""><td>TS Rising, VIN = 5V</td><td>1.8</td><td>2.1</td><td>2.8</td><td>V</td></vts_enz>	TS Rising, VIN = 5V	1.8	2.1	2.8	V
TS_CLAM	TS maximum voltage clamp	TS open-circuit (float), VIN = 5V	2.2	2.8	3.3	V
PUSH BU	TTON TIMERS AND THRESHOLDS					
TSMR	Adapter present		36.5	38	39.5	μA
TSMR	Battery only mode			60		μA
/ _{TSMR}	TSMR voltage to detect a button press event, battery only mode				90	mV
/ _{TSMR}	TSMR voltage to detect a button press event, adapter present				90	mV

7.5 Electrical Characteristics (continued)

VIN = 5V, VBAT = 3.6V. TJ =25°C unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	WAKE1 Timer. Time from TSMR low	MR_WAKE1_TIMER = 0		300		ms
t _{WAKE1}	detection	MR_WAKE1_TIMER = 1		1		s
	WAKE2 Timer. Time from TSMR low	MR_WAKE2_TIMER = 0		2		s
t _{WAKE2}	detection	MR_WAKE2_TIMER = 1		3		s
t _{RESET_W}	RESET_WARN Timer. Time prior to HW RESET	MR_RESET_WARN = 0	0.9	1	1.1	s
		MR_LPRESS = 00	4.5	5	5.5	s
	Long Press timer. Time from button press	MR_LPRESS = 01	9	10	11	s
t _{LPRESS}	detection to long press action.	MR_LPRESS = 10	13.5	15	16.5	s
		MR_LPRESS = 11	18	20	22	s
	RESTART Timer. Time from HW Reset to SYS power up	AUTOWAKE = 00		0.5		s
t _{RESTART(}		AUTOWAKE = 01		1		s
AUTOWAKE		AUTOWAKE = 10		2		S
,		AUTOWAKE = 11		4		s
BATTERY	CHARGING TIMERS				,	
t _{MAXCHG}	Charge safety timer	Programmable range	180		720	min
t _{PRECHG}	Precharge safety timer		0.25 * t _{MAXCHG}			
I2C INTE	RFACE					
V _{IL}	Input low threshold level	VPULLUP = 1.8V, SDA and SCL			0.4	V
V _{IH}	Input high threshold level	VPULLUP = 1.8V, SDA and SCL	1.3			V
V _{OL}	Output low threshold level	IL = 5mA, sink current, V _{PULLUP} =1.8V			0.4	V
I _{LKG}	High-Level leakage current	V _{PULLUP} = 1.8V			1	μA
LOGIC PI	INS					
V _{OL}	Output low threshold level	IL = 5mA, sink current, V _{PULLUP} =3.3V, /INT pin			0.4	V
I _{LKG}	High-Level leakage current	V _{PULLUP} = 3.3V, /INT pin			1	μA


7.6 Timing Requirements

		MIN	NOM	MAX	UNIT
INPUT	,			1	
t _{VIN_OVPZ_DGL}	VIN_OVP deglitch, VIN falling		30		ms
t _{SLEEP_DGL}	Deglitch time to enter SLEEP, VIN falling		64		μs
BATTERY CHARGER				'	
t _{REC_SC}	Recovery time, BATOCP during Discharge Mode		250		ms
t _{RETRY_SC}	Retry window for SYS or BAT short circuit recovery(BATOCP)		2		s
t _{BUVLO}	Deglitch time to disconnect the BATFET when VBAT < V _{BUVLO} setting		60		μs
t _{TS_DUTY_ON}	TS turnon-time (battery only mode)		4		ms
t _{TS_DUTY_OFF}	TS turnoff time (battery only mode)		196		ms
DIGITAL CLOCK, WAT	TCHDOG and PUSHBUTTON			1	
t _{WDOG}	I2C interface reset timer, adjustable	40	160	Disabled	s
t _{I2CRESET}	I2C interface inactive reset timer		500		ms
t _{SHIPWAKE}	Wake timer to count for shipmode (WAKE2 DefaultTimer)		2		s



7.7 Typical Characteristics

VIN = 5 V, C_{IN} = 2.2 μ F, C_{OUT} = 10 μ F, C_{BAT} = 1 μ F (unless otherwise specified)





8 Detailed Description

8.1 Overview

The BQ21080 integrates a linear charger that allows the battery to be charged with a programmable charge current of up to 800 mA. In addition to the charge current, other charging parameters can be programmed through I²C such as the precharge, termination, battery regulation voltage, and input current limit.

The power path allows the system to be powered from a regulated output, SYS, even when the battery is deeply discharged or charging, by drawing power from IN pin. It also prioritizes the system load in SYS, reducing the charging current, if necessary, in order support the load when input power is limited. If the input supply is removed and the battery voltage level is above V_{BUVLO} , SYS will automatically and seamlessly switch to battery power.

Charging is done through the internal battery MOSFET. There are several loops that influence the charge current: constant current loop (CC), constant voltage loop (CV), input current limit, thermal regulation, V_{DPPM} , and V_{INDPM} . During the charging process, all loops are enabled and the one that is dominant takes control.

The device supports multiple battery chemistries for single-cell applications, through adjustable battery regulation voltage regulation (V_{BATREG}) and charge current (I_{CHG}) options.

8.1.1 Battery Charging Process

When a valid input source is connected ($V_{IN} > V_{UVLO}$ and $V_{BAT} + V_{SLEEPZ} \le V_{IN} < V_{IN_OVP}$), the state of the CHARGE_DISABLE bit and the TSMR pin determines whether a charge cycle is initiated. When the CHARGE_DISABLE bit is set to disable charging, $V_{HOT} < V_{TS} < V_{COLD}$ and a valid input source is connected, the battery discharge FET is turned off, preventing any charging of the battery. Note that supplement behavior is independent of the CHARGE_DISABLE bit.

The following figure illustrates a typical charge cycle.






図 8-1. Charger Flow Diagram

8.1.1.1 Trickle Charge

In order to prevent damage to the battery, the device will charge the battery at a much lower current level (IBATSC) when the battery voltage (VBAT) is below the VBATSC threshold. During trickle charge, the device still counts against the precharge safety timer. Rather trickle charge and precharge are counting against the same duration of 25% of the fast charge timer.

8.1.1.2 Precharge

When battery voltage is above the V_{BATSC} but lower than V_{LOWV} threshold, the battery is charged with the precharge current level. The precharge current (IPRECHARGE) can be programmed through I²C and can be adjusted by the host. Once the battery voltage reaches V_{LOWV} , the charger will then operate in Fast Charge mode, charging the battery at ICHG.

During precharge, the safety timer is set to 25% of the safety timer value during fast charge. In the case where termination is disabled, precharge current is set to 20% of fast charge current setting.

8.1.1.3 Fast Charge

The charger has two main control loops that control charging when $V_{BAT} > V_{LOWV}$: the Constant Current (CC) and Constant Voltage (CV) loops. When the CC loop is dominant, the battery is charged at the maximum charge current level I_{CHG} , unless there is a TS fault condition (JEITA operation), VINDPM is active, thermal regulation or DPPM is active. (See respective sections for details on these modes of operation). Once the battery voltage approaches the battery regulation target, the CV loops becomes more dominant and the charging current starts tapering off. Once the charging current reaches the termination current (I_{TERM}) the charge is done, Charge_done status is set. If the I^2 C setting of VBATREG is set higher than 4.65 V, the battery regulation voltage is still maintained at 4.65 V. The device will switch to fastcharge mode based on VLOWV setting on the register map.

8.1.1.4 Termination

The device will automatically terminate charging once the charge current reaches ITERM, which is programmable through I²C. After termination the charger will operate in high impedance mode, disabling the BATFET to disconnect the battery. Power is provided to the system (SYS) by IN supply as long as $V_{IN} > V_{UVLO}$, $V_{IN} > V_{BAT} + V_{SLEEPZ}$ and $V_{IN} < V_{IN}$ ovp.

Termination is only enabled when the charger CV loop is active in fast charge operation. Termination is disabled if the charge current reaches I_{TERM} while the VINDPM, DPPM, or thermal regulation loops are active. The charger will only go into the termination when the current drops to I_{TERM} due to the battery reaching the target voltage and not due to the charge current limitation imposed by the previously mentioned controlled loops.

Post termination, the battery FET is disabled and the voltage on BAT pin is monitored to check if it has dropped to the VRCH threshold. If it does, a new charge cycle is established. The safety timers are reset. During charging or even when charge is done, a higher SYS load will be supported through the supplement operation.






図 8-2. Typical Charging Profile of a Battery

8.2 Functional Block Diagram




図 8-3. Functional Block Diagram

8.3 Feature Description

8.3.1 Input Voltage Based Dynamic Power Management (VINDPM)

The VINDPM loop prevents the input voltage from collapsing to a point where charging could be interrupted due to adapter voltage crashing below VINDPM value. This is done by reducing the current drawn by the charger enough to keep $V_{IN} > VINDPM$ setting.

During the normal charging process, if the input power source is not able to support the programmed or default charging current and system load, the supply voltage decreases. Once the supply drops to VINDPM, the input DPM current and voltage loops will reduce the input current through the blocking FETs Q1 and Q2 to prevent the further drop of the supply. The VINDPM threshold is programmable through the I²C register and can be completely disabled. This is set through the VINDPM_0 and VINDPM_1 selection bits. When the device enters this mode, the charge current may be lower than the set value and the VINDPM_ACTIVE_STAT bit is set. If the 2x timer is set through the 2XTMR_EN bit, the safety timer is extended while VINDPM is active. Additionally, termination is disabled when VINDPM is active.

8.3.2 Dynamic Power Path Management Mode (DPPM)

With a valid input source connected, the power path management circuitry monitors the input voltage and current continuously. The current into IN is shared at SYS between charging the battery and powering the system load at SYS. If the sum of the charging and load currents exceeds the preset maximum input current, the input DPM loop reduces input current. If SYS drops below the DPPM voltage threshold, the charging current is reduced by the DPPM loop through the BATFET (Q3). If SYS falls below the supplement mode threshold after BATFET charging current is reduced to zero, the part will enter supplement mode. SYS voltage is maintained above battery voltage when the DPPM loop is in control. Battery termination is disabled when the DPPM loop is active.

The VDPPM threshold is typically 100 mV above VBAT. The VDPPM disable bit (VDPPM_DIS = b1) will allow the charger to operate with lower headroom on VSYS. In VBAT tracking mode where VSYS is VBAT+225 mV, disabling this bit will have no effect.

8.3.3 Battery Supplement Mode

While in DPPM mode, if the charging current falls to zero and the system load current increases beyond the programmed input current limit, the voltage at SYS reduces further. When the SYS voltage drops below the battery voltage to V_{BSUP1} , the battery supplements the system load. The battery stops supplementing the system load when the voltage on the SYS pin rises within the battery voltage to V_{BSUP2} . During supplement mode, the battery supplement current is not regulated, however, the BATOCP protection circuit is active if enabled. Battery termination is disabled while in supplement mode. Battery voltage has to be higher than the battery undervoltage lockout threshold (VBUVLO) in order to supplement the system.

8.3.4 SYS Power Control (SYS_MODE bit control)

The device also offers the option to control SYS through the I 2 C SYS_MODE bits. These bits can force SYS to be supplied by BAT instead of IN (even if $V_{IN} > V_{BAT} + V_{SLEEP}$), disconnect SYS from either supply, pull SYS down or leave it floating. The table below shows the device behavior based on SYS_MODE setting:

SYS_MODE	DESCRIPTION	SYS SUPPLY	SYS PULLDOWN
00	Normal Operation	IN or BAT	Off except during HW reset
01	Force BAT power (IN disconnected)	BAT	Off except during HW reset
10	SYS Off –Floating	None	Off
11	SYS Off – Pulled Down	None	On

表 8-1. Settings

SYS MODE = 00

This is the default state/normal operation of the device. SYS will be powered from IN if $V_{IN} > V_{UVLO}$, $V_{IN} > VBAT + V_{SLEEPZ}$, and $V_{IN} < V_{IN_OVP}$. SYS will powered by BAT if these conditions are not met. SYS will only be disconnected from IN or BAT and pulled down when a HW Reset occurs or the device goes into Ship mode.

$SYS_MODE = 01$

When this configuration is set, SYS will be powered by BAT if $V_{BAT} > V_{BUVLO}$ regardless of V_{IN} state. This allows the host to minimize the current draw from the adapter while it is still connected as needed in the system. If SYS_MODE = 01 is set while $V_{BAT} < V_{BUVLO}$, the SYS_MODE = 01 setting will be ignored and the device will go to SYS_MODE = 00. In the same manner, if the adapter (V_{IN}) is removed and then connected the device will also switch to SYS_MODE = 00. This prevents the device from needing a POR in order to restore power to the system thereby allowing battery charging. If SYS_MODE = 01 is set during charging, charging will be stopped and the battery will start to provide power to SYS as needed. The behavior is similar to that when the input adapter is disconnected.

SYS_MODE = 10

When this configuration is set, SYS will be disconnected and left floating. The device remains on and active. Toggling $V_{IN}(V_{IN} < V_{INUVLO})$ will reset SYS_MODE to 00.

SYS_MODE = 11

When this configuration is set, SYS will be disconnected and pulled down to ground. Toggling V_{IN} will reset SYS MODE to 00.

8.3.4.1 SYS Pulldown Control

The device has an internal pulldown on the SYS pin which is enabled in the following cases:

表 8-2. States

STATE	NOTES
Shipmode	Pulldown on SYS is enabled once the device enters shipmode and after disconnecting the BATFET
HW_RESET	Pulldown on SYS is enabled after the BATFET and input blocking FETs are disconnected and retained until the autowake timer expires
SYS_MODE = 11 (SYS pulldown mode)	Pulldown on SYS is enabled after the BATFET and input blocking FETs are disconnected and retained until either an I ² C transaction is issued to change SYS_MODE or VIN is toggled.

8.3.5 SYS Regulation

The device includes a SYS voltage regulation loop. By regulating the SYS voltage the device prevents downstream devices connected to SYS from being exposed to voltages as high as V_{IN_OVP} . SYS regulation is only active when $V_{IN} > V_{UVLO}$, $V_{IN} > V_{BAT} + V_{SLEEPZ}$ and $V_{IN} < V_{IN_OVP}$ rather than meeting the VIN_Powergood condition.

The SYS voltage regulation target can be controlled through the SYS_REG_CTRL_2:0 bits in the SYS_REG register to either track the battery, set to a fixed voltage, or enable pass through modes.

In battery tracking mode, the minimum voltage is at the V_{MINSYS} value for a battery < 3.6 V. As battery voltage increases VSYS is regulated to 225 mV above battery. If $V_{IN} < V_{MINSYS}$ and VIN_Powergood is still active, then SYS will be in dropout.

In fixed voltage mode, SYS voltage is regulated to a target set by the host ranging from 4.4 V to 4.9 V. If V_{IN} voltage is less than the SYS target voltage, then the device will be in dropout mode.

In pass through mode, the SYS path is unregulated and the V_{SYS} voltage is equal to V_{IN} .

表 8-3. SYS Voltage Regulation Settings

SYS_REG_CTRL	VSYS TARGET
000	VBAT + 225 mV (3.8 V minimum)
001	4.4
010 (default)	4.5
011	4.6
100	4.7
101	4.8
110	4.9
111	Pass through

8.3.6 ILIM Control

The input current limit can be controlled through I²C by selecting the the ILIM bits.

If the ILIM clamp is active, the ILIM_ACTIVE_STAT bit is set.



MASK ILIM will prevent an interrupt from being issued but does not override the ILIM behavior itself. The ILIM value can be programmed dynamically through the I²C by the host. The ILIM settings of 100mA and 500mA are designed to be the maximum value to support standard systems.

8.3.7 Protection Mechanisms

8.3.7.1 Input Overvoltage Protection

Input overvoltage protection protects the device and downstream components connected to SYS, and BAT against damage from overvoltage on the input supply. When VIN > V_{IN OVP}, a VIN overvoltage condition is determined to exist. During the VIN overvoltage condition, the device turns the input FET OFF, battery discharge FET ON, sends a single 128-µs pulse on INT, and the fault bit (VIN OVP FAULT FLAG) is updated over I2C. The VIN PGOOD STAT bit also is affected by the VIN overvoltage condition as the VIN powergood condition will fail. Once the VIN overvoltage condition is removed ($V_{IN} \le V_{IN}$ OVP - V_{IN} OVP HYS), the VIN_OVP_STAT bit is cleared and the device returns to normal operation. Thereafter, a VIN powergood condition is determined if VIN > VBAT + V_{SLEEPZ} and VIN > V_{IN UVLO}.

8.3.7.2 Battery Undervoltage Lockout

In order to prevent deep discharge of the battery the device integrates a battery undervoltage lockout feature which will disengage the BAT to SYS path when voltage at the battery drops below the programmed BUVLO setting present in the CHARGERCTRL1 register. BUVLO status can also be read when a valid voltage on VIN is present.

8.3.7.3 System Overvoltage Protection

The system overvoltage protection is to prevent SYS from overshooting to a high voltage due to the input supply. SYS OVP will momentarily disconnect the blocking FETs and re-engage when the thresholds have dropped to less than the SYS OVP FALLING threshold.

The SYS OVP RISING threshold is typically 105% of the target SYS voltage and the SYS OVP FALLING threshold is 102.5% of the target SYS voltage.

8.3.7.4 System Short Protection

When a valid adapter is connected to the device, the device turns ON the input blocking FET for 5 ms and it detects the SYS pin to be shorted (voltage on SYS <1.6V). In this scenario, the device will turn OFF the input FET for ~200 µs and turn it back ON for 5 ms for SYS to rise above 1.6V. If after 10 tries, the SYS short still persists, the device will turn OFF SYS until adapter is connected again.

8.3.7.5 Battery Overcurrent Protection

In order to protect the device from overcurrent and prevent excessive battery discharge current, the device detects if the current on the battery FET exceeds IBAT OCP. If the BATOCP limit is reached, the battery discharge FET is turned off and the device starts operating in hiccup mode, re-enabling the BATFET t_{RFC SC} (250 ms) after being turned OFF by the overcurrent condition. If the overcurrent condition is triggered upon retry for 4 to 7 consecutive times in a 2-s window, the BATFET shall then remain off until a valid VIN is connected (VIN = VIN POWERGOOD). If the overcurrent condition and hiccup operation occur while in supplement mode where VIN is already present, VIN must be toggled in order for the BATFET to be enabled and start another detection cycle.

8.3.7.6 Safety Timer and Watchdog Timer

At the beginning of each charge cycle mode (Precharge or Fast Charge), the device starts the respective mode safety timer. If charging has not terminated before the programmed safety time, t_{MAXCHG} expires or the device does not exit the precharge mode before t_{PRECHG} expires, charging is disabled. The precharge safety time, t_{PRECHG}, is 25% of t_{MAXCHG}. When a safety timer fault occurs, a single 128-µs pulse is sent on the INT pin and the STAT and FAULT bits of the status registers are updated over I²C.

The charge enable bit or input power must be toggled in order to clear the safety timer fault.

Product Folder Links: BQ21080

If the safety timer has expired, the device will produce an interrupt and update the SAFETY_TMR_FAULT_FLAG bit on the register map. The safety timer duration is programmable using the SAFETY_TIMER_1:0 bits. When the safety timer is active, changing the safety timer duration resets the safety timer. The device also contains a 2XTMR_EN bit that doubles the safety timer duration to prevent premature safety timer expiration when the charge current is reduced by a high load on SYS (DPM operation- causing VDPPM to be enabled), VINDPM, thermal regulation, or a NTC (JEITA) condition. When the 2XTMR_EN bit is set, the timer is allowed to run at half speed when any loop is active other than CC or CV. In the event where during CC mode the battery voltage drops to push the charger into precharge mode, (due to a large load on battery, thermal events, and so forth) the safety timer will reset counting through precharge and then resetting the fast charge safety timer. If the device entered battery supplement mode while in precharge, CC or CV mode, while the charger is not disabled, the device will suspend the safety timer until charging can resume again. This prevents the safety timer from resetting when a supplement condition is caused.

In addition to the safety timer, the device contains a watchdog timer that monitors the host through the I²C interface. The watchdog timer is enabled by default and may be disabled by the host through an I²C transaction. Once the initial transaction is received, the watchdog timer is started. The watchdog timer is reset by any transaction by the host using the I²C interface. If the watchdog timer expires without a reset from the I²C interface, all charger parameters registers (ICHG, IPRECHARGE, ITERM,VLOWV, and so forth) are reset to the default values. The watchdog timer can be set through the WATCHDOG_SEL_1:0 bits either in battery only mode or when an adapter is present.

o 4. Wateria g Cottings					
WATCHDOG_SEL_1:0	ACTION				
Device will only perform a software reset after 160s of the last I ² C transaction					
01 Device will issue a HW_Reset after 160s of last I ² C transation					
10 Device will issue a HW_Reset after 40s of the last I ² C transaction					
11 Watchdog functionality is completely disabled					

表 8-4. Watchdog Settings

8.3.7.7 Thermal Protection and Thermal Regulation

During operation, to protect the device from damage due to overheating, the junction temperature of the die, T_J , is monitored. When T_J reaches T_{SHUT_RISING} , the device stops charging operation and VSYS is shutdown. If in the case where $T_J > T_{SHUT_RISING}$ prior to power being applied to the device (either battery or adapter), the input FET or BATFET will not turn ON, regardless of the TSMR pin. Thereafter if temperature falls below $T_{SHUT_FALLING}$, the device will automatically power up if VIN is present or if in battery only mode.

During the charging process, to prevent overheating in the device, the device monitors the junction temperature of the die and reduces the charging current once T_J reaches the thermal regulation threshold (T_{REG}) based on bits set by the THERM_REG setting. If the charge current is reduced to 0, the battery supplies the current needed to supply the SYS output. Thermal regulation can be disabled through I^2C .

Ensure that system power dissipation is under the limit of the device. The power dissipated by the device can be calculated using the following equation:

$$P_{DISS} = P_{SYS} + P_{BAT}$$

Where:

$$P_{SYS} = (V_{IN} - V_{SYS}) * I_{IN}$$

$$P_{BAT} = (V_{SYS} - V_{BAT}) * I_{BAT}$$

The die junction temperature, T_J, can be estimated based on the expected board performance using the following equation:

$$T_J = T_A + \theta_{JA} * P_{DISS}$$

 θ_{JA} is largely driven by board layout. For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics Application Report*. Under typical conditions, the time spent in this state is very short.

8.3.8 Pushbutton Wake and Reset Input

The pushbutton function implemented through the TSMR pin has three main functions. First, it serves as a means to wake the device from ultra-low power modes like ship mode. Second, it serves as a short button press detector, sending an interrupt to the host when the button driving the TSMR pin has been pressed for Wake1, Wake2, or long press durations. This allows the implementation of different functions in the end application such as menu selection and control. Finally it serves as a means to get the device into ship mode or reset the system by performing a power cycle/ hardware reset (shut down SYS and automatically powering it back on) after detecting a long button press. The timing for the short and long button press duration is programmable through I²C for added flexibility and allows system designers to customize the end user experience of a specific application. Note that if a specific timer duration is changed through I²C while that timer is active and has not expired, the new programmed value will be ignored until the timer expires and/or is reset by new push button action. In battery only mode the device will automatically pulse the TSMR current source ON for t_{TS_DUTY_ON} duration and turn it OFF for t_{TS_DUTY_OFF} duration to check if a button is pressed. If a button press is registered, the device will begin counting against Wake1, Wake2 or long press durations. This button press detection routine in battery only mode is run as long as it is enabled by the EN_PUSH bit. When a valid adapter is present, the TSMR current source is always ON to monitor charging.

8.3.8.1 Pushbutton Wake or Short Button Press Functions

There are two programmable wake or short button press timers, WAKE1 and WAKE2. There are no specific actions taken by the t_{WAKE1} or t_{WAKE2} durations other than issuing an interrupt and updating the wake registers. For a wake from shipmode event when the button press is enabled, the push button has to be low for $t_{shipwake}$ before the device can turn ON the SYS rail.

8.3.8.2 Pushbutton Reset or Long Button Press Functions

Depending on the configuration set on the pushbutton long press action register bits, the device will perform a shipmode entry or hardware reset or completely ignore the long button press action.




図 8-4. Pushbutton Long Press Reset






図 8-5. Pushbutton Long Press Shipmode

8.3.9 15-Second Timeout for HW Reset

Based on the I²C register bit WATCHDOG_15S_ENABLE the device can perform a HW reset/power cycle in the same manner a long button press or HW RESET would. This 15-second watchdog or timeout is gated upon V_{IN}> V_{VBAT} + V_{SLEEPZ} so that the HW reset would only occur if the host does not respond after a charger is connected and VIN_PGOOD_STAT is set.

If the charger is connected and the host responds before the 15-second watchdog expires, the part continues in normal operation and starts the normal 50-second watchdog timer if enabled. The 15-second watchdog may be enabled/disabled through I²C with the WATCHDOG 15S ENABLE bit.

8.3.10 Hardware Reset

The BQ21080 is capable of a hardware reset to completely powercycle the system. This is partcularly useful when a soft reset on the MCU or host fails to work. Below is a sequence of events during a hadware reset:

- 1. Turn OFF (if adapter is present) input blocking FET (Q1/Q2)
- 2. Turn OFF battery FET (Q3)
- 3. Engage pulldown on SYS
- 4. Start the Autowake timer
- 5. Once the Autowake timer expires, disconnect the pulldown on SYS
- 6. Reset all registers to default
- 7. Turn ON battery FET and input FET (if applicable)

8.3.11 Software Reset

When a software reset is issued either through a watchdog action configurable through the WATCHDOG SEL bits or register reset configurable through the REG RST bit, the device will reset all of the registers to the defaults. Any bits loaded through OTP memory are also loaded. If the device was waiting to go to shipmode (all conditions for entering ship are fulfilled except adapter removal), a hardware or software reset will cancel the pending shipmode request. If the shipmode request was written through I2C, the host can cancel the ship entry by clearing the bit before shipmode entry has happened.

8.3.12 Interrupt Indicator (/INT) Pin

The device contains an open-drain output that signals its status and is valid only after the device has completed start-up into a valid state. If the part starts into a fault, interrupts will not be sent.

The /INT pin is normally in high impedance and is pulled low for 128 µs when an interrupt condition occurs. When a fault or status change occurs or any other condition that generates an interrupt, a 128-us pulse (/INT pin pulled down) is sent on /INT to notify the host.

Interrupts can be masked through I²C. If the interrupt condition occurs while the interrupt is masked an interrupt pulse will not be sent. If the interrupt is unmasked while the fault condition is still present, an interrupt pulse will not be sent until the /INT trigger condition occurs while unmasked. Below are a list of interrupts that can be masked through I²C.

表 8-5	Mas	k Bit
-------	-----	-------

MASK BIT	ACTION	
ILIM_INT_MASK	Do not issue an /INT pulse when ILIM limiting occurs	
VDPM_INT_MASK	Do not issue an /INT pulse when VINDPM or DDPM is active	
TS_INT_MASK	Do not issue an /INT pulse when any of the TS events have occured.	
TREG_INT_MASK	Do not issue an /INT pulse when TREG is actively reducing the current	
PG_INT_MASK	Do not issue an /INT pulse when VIN meets VIN_PG condition	
BAT_INT_MASK	Do not issue an /INT pulse when BATOCP or BUVLO event is triggered	
CHG_STATUS_INT_MASK	Do not send an interrupt anytime there is a charging status change.	

8.3.13 External NTC Monitoring (TS)

8.3.13.1 TS Biasing and Function

The device can be configured to meet JEITA requirements or a simpler HOT/COLD function only. Additionally, the TS charger control function can be disabled through the TS EN bit. This will only disable the TS charge action but the faults are still reported based on the TS voltage. To satisfy the JEITA requirements, four temperature thresholds are monitored: cold battery threshold, cool battery threshold, warm battery threshold, and hot battery threshold. These temperatures correspond to the VCOLD, VCOOL, VWARM, and VHOT thresholds in the Electrical Characteristics table. Charging and safety timers are suspended when V_{TS} < V_{HOT} or $V_{TS} > V_{COLD}$. When $V_{COOL} < V_{TS} < V_{COLD}$, the charging current is reduced to the value programmed in the TS_Setting register/bit TS_ICHG_0. When $V_{HOT} < V_{TS} < V_{WARM}$, the battery regulation voltage is reduced by 100 mV or 200 mV based on the value programmed in the TS VRCG 0 bit within the TS Setting register.

For devices where the TS function is not needed, tie a 10-k Ω resistor to the TS pin.

There is an active voltage clamp present on this device which will prevent the voltage on the TSMR pin from rising above the VTS CLAMP threshold. This will particularly be ON when the TSMR pin is floating. The bit TS OPEN STAT is set when this clamp is active. This will also be ON regardless of the TS EN bit. The interrupt is asserted as long as the TS INT mask is not written.

The bits TS HOT/TS COLD, TS WARM, and TS COOL will allow these thresholds to be adjusted. The hysteresis will also move along with these thresholds. When the TS WARM condition occurs, the device will lower the battery target regulation voltage by TS VRCG but will not modify the VBAT CTRL register.

The TS ICHG bit will reduce charging current based on the factor described in the register map when the TSMR pin hits a TS COOL condition. The TREG function will still be based on this reduced threshold.

The TS VRCG 0 bit will reduce the charging voltage when the TSMR pin hits the TS WARM threshold. The factor will be based on the register map.

When the button is detected as pressed (TSMR pin low) during the charging process, charging will be momentarily suspended until the button is high again. When charging is disabled in any of the TS faults, trickle charging is also disabled. In a TS fault where the current is reduced (COOL), the trickle charging current is not altered.

Product Folder Links: BQ21080



8.3.14 I²C Interface

The BQ21080 device uses a fully compliant I²C interface to program and read control parameters, status bits, and so on. I²C is a 2-wire serial interface developed by Philips Semiconductor (see I²C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I²C compatible devices connect to the I²C bus through open drain I/O pins, SDA, and SCL. A controller device, usually a micro-controller or a digital signal processor, controls the bus. The controller is responsible for generating the SCL signal and device addresses. The controller also generates specific conditions that indicate the START and STOP of data transfer. A peripheral device receives and transmits data on the bus under control of the controller device.

The BQ21080 works as a peripheral and supports the following data transfer modes, as defined in the I²C Bus Specification: standard mode (100 kbps) and fast mode (400 kbps). The interface adds flexibility to the battery charge solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements.

Register contents remain intact as long as VBAT or VIN voltages remains above their respective UVLO levels.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as the F/S-mode in this document. The BQ21080 device 7-bit address is 0×6A (shifted 8-bit address is 0xD4).

8.3.14.1 F/S Mode Protocol

The controller initiates a data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in \boxtimes 8-6. All I²C-compatible devices should recognize a start condition.




図 8-6. START and STOP Condition

The controller then generates the SCL pulses, and transmits the 8-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the controller ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see 8-7). All devices recognize the address sent by the controller and compare it to their internal fixed addresses. Only the peripheral device with a matching address generates an acknowledge (see 8-8) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the controller knows that communication link with a peripheral has been established.




図 8-7. Bit Transfer on the Serial Interface

The controller generates further SCL cycles to either transmit data to the peripheral (R/W bit 0) or receive data from the peripheral (R/W bit 1). In either case, the receiver needs to acknowledge the data sent by the



transmitter. So an acknowledge signal can either be generated by the controller or by the peripheral, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To signal the end of the data transfer, the controller generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see 🗵 8-6). This releases the bus and stops the communication link with the addressed peripheral. All I²C compatible devices must recognize the stop condition. Upon receipt of a stop condition, all devices know that the bus is released, and wait for a start condition followed by a matching address. If a transaction is terminated prematurely, the controller needs to send a STOP condition to prevent the peripheral I²C logic from remaining in an incorrect state. Attempting to read data from register addresses not listed in this section results in FFh being read out.




図 8-8. Acknowledge on the I²C Bus




図 8-9. Bus Protocol

8.4 Device Functional Modes

The BQ21080 has four main modes of operation: Battery Mode, Ship Mode, Charge/Adapter Mode when a supply is connected to IN, and Shutdown mode. The table below summarizes the functions that are active for each operation mode.

SHIP MODE CHARGE/ADAPTER MODE **BATTERY MODE** SHUTDOWN MODE **FUNCTION** Input overvoltage Yes Yes No No Input undervoltage Yes Yes Yes Yes Battery overcurrent Yes, if enabled Yes, if enabled No Yes Battery undervoltage Yes Yes Nο Nο Input DPM Yes, if enabled Nο No No

表 8-6. Function Availability Based on Primary Mode of Operation



表 8-6. Function Availability Based on Primary M	Mode of Operation ((continued)
---	---------------------	-------------

FUNCTION	CHARGE/ADAPTER MODE	BATTERY MODE	SHIP MODE	SHUTDOWN MODE
Dynamic power path management	Yes, if enabled	No	No	No
BATFET	Yes	Yes	No	No
TS measurement	Yes	No	No	No
Battery charging	Yes, if enabled	No	No	No
ILIM	Yes (Register Value)	No	No	No
Pushbutton input	Yes	Yes, if enabled	Yes	No
INT output	Yes	Yes	No	No
I ² C	Yes	Yes	No	No

8.5 Register Maps

8.5.1 I2C レジスタ

表 8-7 に、I2C レジスタに対してメモリマップされたレジスタを示します。表 8-7 にないレジスタ・オフセット・アドレスはすべて予約済みと見なして、レジスタの内容は変更しないでください。

表 8-7. I2C レジスタ

オフセット		レジスタ名	 セクション
0h	STAT0	チャージャのステータス	STAT0 レジスタ (オフセット = 0h) [リセット = X]
1h	STAT1	チャージャのステータスと障害	STAT1 レジスタ (オフセット = 1h) [リセット = X]
2h	FLAG0	チャージャ・フラグ・レジスタ	FLAG0 レジスタ (オフセット = 2h) [リセット = X]
3h	VBAT_CTRL	バッテリ電圧制御	VBAT_CTRL レジスタ (オフセット = 3h) [リセット = 46h]
4h	ICHG_CTRL	高速充電電流制御	ICHG_CTRL レジスタ (オフセット = 4h) [リセット = 05h]
5h	CHARGECTRL0	チャージャ・コントロール 0	CHARGECTRLO レジスタ (オフセット = 5h) [リセット = 2Ch]
6h	CHARGECTRL1	チャージャ・コントロール 1	CHARGECTRL1 レジスタ (オフセット = 6h) [リ セット = 56h]
7h	IC_CTRL	IC 制御	IC_CTRL レジスタ (オフセット = 7h) [リセット = 84h]
8h	TMR_ILIM	タイマおよび入力電流制限制御	TMR_ILIM レジスタ (オフセット = 8h) [リセット = 4Dh]
9h	SHIP_RST	シップモード、リセット、プッシュボタン制御	SHIP_RST レジスタ (オフセット= 9h) [リセット= 11h]
Ah	SYS_REG	SYS レギュレーション電圧制御	SYS_REG レジスタ (オフセット= Ah) [リセット= 40h]
Bh	TS_CONTROL	TS 制御	TS_CONTROL レジスタ (オフセット = Bh) [リセット = 00h]
Ch	MASK_ID	マスクとデバイス ID	MASK_ID レジスタ (オフセット = Ch) [リセット = C0h]

表の小さなセルに収まるように、複雑なビット・アクセス・タイプを記号で表記しています。 表 8-8 に、このセクションでアクセス・タイプに使用しているコードを示します。



表 8-8. I2C のアクセス・タイプ・コード

アクセス・タイプ	コード	説明			
読み取りタイプ					
R	R	読み取り			
RC	R C	読み出し後 クリア			
書き込みタイプ					
W	W	書き込み			
リセットまたはデフォルト値					
-n		リセット後の値またはデフォルト値			

8.5.1.1 STAT0 レジスタ (オフセット = 0h) [リセット = X]

表 8-9 に、STATO の詳細を示します。

概略表に戻ります。

表 8-9. STAT0 レジスタのフィールドの説明

ビット	フィールド	タイプ	リセット	説明
7	TS_OPEN_STAT	R	X	TS オープン・ステータス 1b0 = TSMR ピンがオープンでない 1b1 = TSMR ピンがオープン
6-5	CHG_STAT_1:0	R	Х	充電ステータス・インジケータ 2b00 = 充電中は充電なし。 2b01 = 定電流充電 (トリクル充電 / プリチャージまたは高速充電モード) 2b10 = 定電圧充電 2b11 = 充電完了または充電がホストによってディセーブルされている。
4	ILIM_ACTIVE_STAT	R	Х	入力電流制限アクティブ 1b0 = アクティブではない 1b1 = アクティブ
3	VDPPM_ACTIVE_STAT	R	X	VDPPM モード・アクティブ 1b0 = アクティブではない 1b1 = アクティブ
2	VINDPM_ACTIVE_STAT	R	Х	VINDPM モード・アクティブ 1b0 = アクティブではない 1b1 = アクティブ
1	THERMREG_ACTIVE_ST AT	R	Х	サーマル・レギュレーション・アクティブ 1b0 = アクティブではない 1b1 = アクティブ
0	VIN_PGOOD_STAT	R	X	VIN パワー・グッド 1b0 = VIN パワー・グッドなし 1b1 = VIN パワー・グッド

8.5.1.2 STAT1 レジスタ (オフセット = 1h) [リセット = X]

表 8-10 に、STAT1 の詳細を示します。

概略表に戻ります。

表 8-10. STAT1 レジスタのフィールドの説明

ビット	フィールド	タイプ	リセット	説明
7	VIN_OVP_STAT	R		VIN_OVP フォルト 1b0 = アクティブではない 1b1 = アクティブ

表 8-10. STAT1 レジスタのフィールドの説明 (continued)

ビット	フィールド	タイプ	リセット	説明
6	BUVLO_STAT	R	Х	バッテリ UVLO ステータス 1b0 = アクティブではない 1b1 = アクティブ
5	RESERVED	R	Х	予約済み
4-3	TS_STAT_1:0	R	2600	TS ステータス 2b00 = 通常 2b01 = VTS < VHOT または VTS > VCOLD (充電中断) 2b10 = VCOOL < VTS < VCOLD (充電電流を TS_Registers で設定された値で低減) 2b11 = VWARM > VTS > VHOT (充電電圧を TS_Registers で設定された値で低減)
2	SAFETY_TMR_FAULT_F LAG	RC	1b0	安全タイマの期限切れフォルトは、CE がトグルされた後でのみクリアされます。 1b0 = アクティブではない 1b1 = アクティブ
1	WAKE1_FLAG	RC	1b0	Wake 1 タイマ・フラグ 1b0 = Wake 1 条件を満たしていません 1b1 = Wake 1 条件を満たしています
0	WAKE2_FLAG	RC	1b0	Wake 2 タイマ・フラグ 1b0 = Wake 2 条件を満たしていません 1b1 = Wake 2 条件を満たしています

8.5.1.3 FLAG0 レジスタ (オフセット = 2h) [リセット = X]

表 8-11 に、FLAG0 の詳細を示します。

概略表に戻ります。

表 8-11. FLAG0 レジスタのフィールドの説明

ビット	フィールド	タイプ	リセット	説明
7	TS_FAULT	RC	X	TS フォルト 1b0 = TS フォルトが検出されない 1b1 = TS フォルトが検出された
6	ILIM_ACTIVE_FLAG	RC	X	ILIM アクティブ 1b0 = ILIM フォルトが検出されない 1b1 = ILIM フォルトが検出された
5	VDPPM_ACTIVE_FLAG	RC	X	VDPPM フラグ 1b0 = VDPPM フォルトが検出されない 1b1 = VDPPM フォルトが検出された
4	VINDPM_ACTIVE_FLAG	RC	Х	VINDPM フラグ 1b0 = VINDPM フォルトが検出されない 1b1 = VINDPM フォルトが検出された
3	THERMREG_ACTIVE_FL AG	RC	Х	サーマル・レギュレーション・フラグ 1b0 = サーマル・レギュレーションが検出されない 1b1 = サーマル・レギュレーションが発生した
2	VIN_OVP_FAULT_FLAG	RC	Х	VIN_OVP フラグ 1b0 = VIN_OVP フォルトが検出されない 1b1 = VIN_OVP フォルトが検出された
1	BUVLO_FAULT_FLAG	RC	Х	バッテリ低電圧フラグ 1b0 = バッテリ低電圧フォルトが検出されない 1b1 = バッテリ低電圧フォルトが検出された



表 8-11. FLAG0 レジスタのフィールドの説明 (continued)

ビット	フィールド	タイプ	リセット	説明
0	BAT_OCP_FAULT	RC		バッテリ過電流保護 1b0 = バッテリ過電流状態が検出されない 1b1 = バッテリ過電流状態が検出された

8.5.1.4 VBAT_CTRL レジスタ (オフセット = 3h) [リセット = 46h]

表 8-12 に、VBAT_CTRL の詳細を示します。

概略表に戻ります。

表 8-12. VBAT_CTRL レジスタのフィールドの説明

ビット	フィールド	タイプ	リセット	説明
7	RESERVED	R/W	1b0	予約済み
6-0	VBATREG_6:0	R/W	7b1000110	バッテリ・レギュレーション電圧 VBATREG = 3.5V + VBATREG_CODE * 10mV。最大プログラマブル電圧 = 4.65V

8.5.1.5 ICHG_CTRL レジスタ (オフセット = 4h) [リセット = 05h]

表 8-13 に、ICHG_CTRL の詳細を示します。

概略表に戻ります。

表 8-13. ICHG_CTRL レジスタのフィールドの説明

ビット	フィールド	タイプ	リセット	説明
7	CHG_DIS	R/W	1b0	充電ディセーブル
				1b0 = バッテリ充電イネーブル
				1b1 = バッテリ充電ディセーブル
6-0	ICHG_6:0	R/W		ICHG の場合 <= 35mA = ICHGCODE + 5mA (ICHG の場合) > 35mA = 40 + ((ICHGCODE-31) * 10) mA。最大プログラマブル電流 = 800mA

8.5.1.6 CHARGECTRL0 レジスタ (オフセット = 5h) [リセット = 2Ch]

表 8-14 に、CHARGECTRLO の詳細を示します。

概略表に戻ります。

表 8-14. CHARGECTRL0 レジスタのフィールドの説明

ビット	フィールド	タイプ	リセット	説明
7	RESERVED	R/W	1b0	予約済み
6	IPRECHG	R/W	1b0	プリチャージ電流 = 項の x 倍 1b0 = プリチャージは 2x 項 1b1 = プリチャージは項
5-4	ITERM_1:0	R/W	2b10	終端電流 = Icharge の % 2b00 = ディセーブル 2b01 = ICHG の 5% 2b10 = ICHG の 10% 2b11 = ICHG の 20%
3-2	VINDPM_1:0	R/W	2b11	VINDPM レベルの選択 2b00 = 4.2V 2b01 = 4.5V 2b10 = 4.7V 2b11 = ディセーブル

表 8-14. CHARGECTRL0 レジスタのフィールドの説明 (continued)

ビット	フィールド	タイプ	リセット	説明
1-0	THERM_REG_1:0	R/W		サーマル・レギュレーション・スレッショルド
				2b00 = 100C
				2b11 = ディセーブル

8.5.1.7 CHARGECTRL1 レジスタ (オフセット = 6h) [リセット = 56h]

表 8-15 に、CHARGECTRL1 の詳細を示します。

概略表に戻ります。

表 8-15. CHARGECTRL1 レジスタのフィールドの説明

	250-10. CHARCECINE! V.					
ビット	フィールド	タイプ	リセット	説明		
7-6	IBAT_OCP_1:0	R/W	2b01	バッテリ放電電流制限 2b00 = 500mA 2b01 = 1000mA 2b10 = 1500mA 2b11 = ディセーブル		
5-3	BUVLO_2:0	R/W	3b010	バッテリ低電圧ロックアウトの立ち下がりスレッショルド。 3b000 = 3.0V 3b001 = 3.0V 3b010 = 3.0V 3b011 = 2.8V 3b100 = 2.6V 3b101 = 2.4V 3b110 = 2.2V 3b111 = 2.0V		
2	CHG_STATUS_INT_MAS	R/W	1b1	充電ステータス割り込みをマスク 1b0 = 充電ステータスの変更があるときはいつでも充電ステータス割り込みをイネーブルする。 1b1 = 充電ステータス割り込みをマスク		
1	ILIM_INT_MASK	R/W	1b1	ILIM フォルト割り込みをマスク 1b0 = ILIM 割り込みをイネーブル 1b1 = ILIM 割り込みをマスク		
0	VDPM_INT_MASK	R/W	1b0	VINDPM および VDPPM 割り込みをマスク 1b0 = VINDPM および VDPPM 割り込みをイネーブル 1b1 = VINDPM および VDPPM 割り込みをマスク		

8.5.1.8 IC_CTRL レジスタ (オフセット = 7h) [リセット = 84h]

表 8-16 に、IC_CTRL の詳細を示します。

概略表に戻ります。

表 8-16. IC_CTRL レジスタのフィールドの説明

ビット	フィールド	タイプ	リセット	説明
7	TS_EN	R/W	1b1	TS 自動機能 1b0 = TS 自動機能がディセーブル (充電制御のみがディセーブル。TS 監視がイネーブル) 1b1 = TS 自動機能がイネーブル
6	VLOWV_SEL	R/W	1b0	プリチャージ電圧スレッショルド (VLOWV) 1b0 = 3V 1b1 = 2.8V
5	VRCH_0	R/W	1b0	再充電電圧スレッショルド 1b0 = 100mV 1b1 = 200mV



表 8-16. IC_CTRL レジスタのフィールドの説明 (continued)

ビット	フィールド	タイプ	リセット	説明
4	2XTMR_EN	R/W	1b0	タイマが遅い 1b0 = タイマはいつでも遅くなりません 1b1 = CC または CV 以外の制御では、タイマは 2 倍遅くなります
3-2	SAFETY_TIMER_1:0	R/W	2b01	高速充電タイマ 2b00 = 3 時間高速充電 2b01 = 6 時間高速充電 2b10 = 12 時間高速充電 2b11 = 安全タイマをディセーブルにする
1-0	WATCHDOG_SEL_1:0	R/W	2b00	ウォッチドッグの選択 2b00 = 160s デフォルトのレジスタ値 2b01 = 160s HW_RESET 2b10 = 40s HW_RESET 2b11 = ウォッチドッグ機能をディセーブルにする

8.5.1.9 TMR_ILIM レジスタ (オフセット = 8h) [リセット = 4Dh]

表 8-17 に、TMR_ILIM の詳細を示します。

概略表に戻ります。

表 8-17. TMR ILIM レジスタのフィールドの説明

	表 0-17. TWIN_ILIN レンスンのフィール (の配名)							
ビット	フィールド	タイプ	リセット	説明				
7-6	MR_LPRESS_1:0	R/W	2b01	プッシュ・ボタン長押し時間タイマ 2b00 = 5s 2b01 = 10s 2b10 = 15s 2b11 = 20s				
5	MR_RESET_VIN	R/W	1b0	ハードウェア・リセット条件 1b0 = 長押し時間が満たされたときにリセットを送信 1b1 = 長押し時間が満たされ、VIN_Powergood のときにリセットを送信				
4-3	AUTOWAKE_1:0	R/W	2b01	自動ウェークアップ・タイマ再開 2b00 = 0.5s 2b01 = 1s 2b10 = 2s 2b11 = 4s				
2-0	ILIM_2:0	R/W	3b101	入力電流制限設定 3b000 = 50mA 3b001 = 100mA (最大値) 3b010 = 200mA 3b011 = 300mA 3b100 = 400mA 3b101 = 500mA (最大値) 3b110 = 700mA 3b111 = 1100mA				

8.5.1.10 SHIP_RST レジスタ (オフセット= 9h) [リセット= 11h]

表 8-18 に、SHIP_RST の詳細を示します。

概略表に戻ります。

表 8-18. SHIP_RST レジスタのフィールドの説明

				_	
	ビット	フィールド	タイプ	リセット	説明
	7	REG_RST	R/W		ソフトウェア・リセット
					1b0 = 何もしない 1b1 = ソフトウェア・リセット
- 1					

Product Folder Links: BQ21080



表 8-18. SHIP_RST レジスタのフィールドの説明 (continued)

ビット	フィールド	タイプ	リセット	説明
6-5	EN_RST_SHIP_1:0	R/W	2b00	出荷モード・イネーブルとハードウェア・リセット 2b00 = 何もしない 2b01 = アダプタ挿入時にのみウェークアップ付きのシャットダウン・モードをイネーブルにする 2b10 = ボタン押下時またはアダプタ挿入時にェークアップ付きの出荷モードをイネーブルにする 2b11 = ハードウェア・リセット
4-3	PB_LPRESS_ACTION_1: 0	R/W	2b10	プッシュ・ボタンの長押しアクション 2b00 = 何もしない 2b01 = ハードウェア・リセット 2b10 = 出荷モードをイネーブルにする 2b11 = シャットダウン・モードをイネーブルにする
2	WAKE1_TMR	R/W	1b0	Wake 1 タイマ・セット 1b0 = 300ms 1b1 = 1s
1	WAKE2_TMR	R/W	1b0	WAKE 2 タイマ・セット 1b0 = 2s 1b1 = 3s
0	EN_PUSH	R/W	1b1	バッテリのみでプッシュ・ボタンとリセット機能をイネーブルにする 1b0 = ディセーブルにする 1b1 = イネーブルにする

8.5.1.11 SYS_REG レジスタ (オフセット= Ah) [リセット= 40h]

表 8-19 に、SYS_REG の詳細を示します。

概略表に戻ります。

表 8-19. SYS REG レジスタのフィールドの説明

ビット	フィールド	タイプ	リセット	説明
7-5	SYS_REG_CTRL_2:0	R/W	3b010	SYS レギュレーション電圧 3b000 = バッテリ・トラッキング・モード 3b001 = 4.4V 3b010 = 4.5V 3b011 = 4.6V 3b100 = 4.7V 3b101 = 4.8V 3b110 = 4.9V 3b111 = パススルー (VSYS は VIN)
4	RESERVED	R/W	1b0	予約済み
3-2	SYS_MODE_1:0	R/W	2b00	SHIPMODE を除いて SYS をどのような状態で供給するかを設定する 2b00 = SYS は VIN が存在する場合または VBAT のとき給電される 2b01 = SYS は VIN が存在しても VBAT のみから給電される 2b10 = SYS を切断し、フローティングのままにする 2b11 = SYS をプルダウンで切断する
1	WATCHDOG_15S_ENAB LE	R/W	1b0	I2C ウォッチドッグ
0	VDPPM_DIS	R/W	1b0	VDPPM をディセーブルにする 1b0 = VDPPM をイネーブルにする 1b1 = VDPPM をデセーブルにする



8.5.1.12 TS_CONTROL レジスタ (オフセット = Bh) [リセット = 00h]

表 8-20 に、TS_CONTROL の詳細を示します。

概略表に戻ります。

表 8-20. TS_CONTROL レジスタのフィールドの説明

ビット	フィールド	タイプ	リセット	説明
7-6	TS_HOT	R/W	2b00	TS ホット・スレッショルド・レジスタ 2b00 = デフォルト 60C 2b01 = 65C 2b10 = 50C 2b11 = 45C
5-4	TS_COLD	R/W	2600	TS コールド・スレッショルド・レジスタ 2b00 = デフォルト 0C 2b01 = 3C 2b10 = 5C 2b11 = -3C
3	TS_WARM	R/W	1b0	TS ウォーム・スレッショルド 1b0 = デフォルト 45C 1b1 = ディセーブル
2	TS_COOL	R/W	1b0	TS クール・スレッショルド・レジスタ 1b0 = デフォルト 10C 1b1 = ディセーブル
1	TS_ICHG	R/W	1b0	TS 機能により減少した場合の高速充電電流 1b0 = 0.5 * ICHG 1b1 = 0.2 * ICHG
0	TS_VRCG	R/W	1b0	ウォーム時の目標バッテリ電圧の低下 1b0 = VBATREG -100mV 1b1 = VBATREG -200mV

8.5.1.13 MASK_ID レジスタ (オフセット = Ch) [リセット = C0h]

表 8-21 に、MASK_ID の詳細を示します。

概略表に戻ります。

表 8-21. MASK_ID レジスタのフィールドの説明

ビット	フィールド	タイプ	リセット	説明
7	TS_INT_MASK	R/W	1b1	TS をマスク 1b0 = TS 割り込みをイネーブル 1b1 = TS 割り込みをマスク
6	TREG_INT_MASK	R/W	1b1	TREG をマスク 1b0 = TREG 割り込みをイネーブル 1b1 = TREG 割り込みをマスク
5	BAT_INT_MASK	R/W	1b0	BATOCP および BUVLO をマスク 1b0 = BOCP および BUVLO 割り込みをイネーブル 1b1 = BOCP および BUVLO 割り込みをマスク
4	PG_INT_MASK	R/W	1b0	PG および VINOVP をマスク 1b0 = PG および VINOVP 割り込みをイネーブル 1b1 = PG および VINOVP 割り込みをマスク
3-0	Device_ID	R	4b0000	デバイス ID 4b0000 = BQ21080

Submit Document Feedback

9 Application and Implementation

注

以下のアプリケーション情報は、テキサス・インスツルメンツの製品仕様に含まれるものではなく、テキサス・インスツルメンツではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。また、お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

9.1 Application Information

A typical application of the BQ21080 consists of the device configured as an I²C controlled single cell Li-ion battery charger and power path manager or battery applications such as smart watches and wireless headsets. A battery thermistor may be connected to the TS pin to allow the device to monitor the battery temperature and control charging as desired.

The system designer may connect the TS/MR pin input to a push button to send interrupts to the host as a button is pressed or to allow the application end user to reset the system.

9.2 Typical Application




図 9-1. Typical Application

9.2.1 Design Requirements

The design requirements for the following design example are shown in $\frac{1}{2}$ 9-1.

PARAMETER VALUE

IN supply voltage 5 V

Battery regulation voltage 4.2 V

表 9-1. Design Parameters

9.2.2 Detailed Design Procedure



9.2.2.1 Input (IN/SYS) Capacitors

Low ESR ceramic capacitors such as X7R or X5R are preferred for input decoupling capacitors and should be placed as close as possible to the supply and ground pins for the IC. Due to the voltage derating of the capacitors, it is recommended that 25-V rated capacitors are used for the IN and SYS pins which can normally operate at 5 V. After derating the minimum capacitance must be higher than 1 μ F.

9.2.2.2 TS

The ground connection for the NTC must be made as close as possible to the GND pin of the device or kelvin connected to it to minimize any error in TS measurement due to IR drops on the ground board lines.

If the system designer does not wish to use the TS function for charging control, a 10-k Ω resistor must be connected from TS to ground.

9.2.2.3 Recommended Passive Components

表 9-2. Passive Components

24.							
		MIN	NOM	MAX	UNIT		
C _{SYS}	Capacitance on SYS pin	1	10	100	μF		
C _{BAT}	Capacitance on BAT pin	1	1	-	μF		
C _{IN}	IN input bypass capacitance	1	1	10	μF		


Product Folder Links: BQ21080

Submit Document Feedback



9.2.3 Application Curves

 C_{IN} = 1 μ F, C_{OUT} = 10 μ F, V_{IN} = 5 V, V_{OUT} = 3.8 V, I_{CHG} = 10 mA (unless otherwise specified)







MR_LPRESS = 00 (5s Long Press Timer)
PB LPRESS ACTION = 01 (Hardware Reset)

☑ 9-6. Hardware Reset with /TSMR Press



MR_LPRESS = 00 (5s Long Press Timer)
PB LPRESS ACTION = 10

図 9-7. Enter Shipmode with Push Button Long Press




図 9-8. Hardware Reset Through I²C



EN_RST_SHIP = 01 (enable shutdown with wake on adapter insert only)

図 9-9. Shutdown Entry on VIN Removal





EN_RST_SHIP = 10 (enable shutdown with wake on adapter insert only)

図 9-10. Shipmode Entry on VIN Removal




図 9-11. Power Good Interrupt on /INT



VIN = 0 V

PB_LPRESS_ACTION = 11 (enable shutown mode)
MR_LPRESS = 00 (5 seconds)

図 9-12. Shutdown Mode Entry with Push Button Long Press




SYS_REG_CTRL = $000 \rightarrow 111$ in steps

図 9-13. SYS Regulation Sweep









JAJSPL3 – JANUARY 2023



10 Power Supply Recommendations

The BQ21080 requires the adapter or IN supply to be between 2.7 V and 5.5 V. The battery voltage must be higher than $3.15 \, \text{V}$ or V_{BUVLO} to ensure proper operation.



11 Layout

11.1 Layout Guidelines

- To obtain optimal performance, the decoupling capacitor from IN to GND, the capacitor from SYS to GND and BAT to GND should be placed as close as possible to the device, with short trace runs to IN, SYS, BAT and GND. Have solid ground plane that is tied to the GND bump
- The pushbutton GND should be connected close to the device as possible.
- The high current charge paths into IN, SYS and BAT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.

11.2 Layout Example




図 11-1. Layout Example



12 Device and Documentation Support

12.1 Device Support

12.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

12.2 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

12.3 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

12.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

12.6 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

YBG0008-C01






PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.






EXAMPLE BOARD LAYOUT

YBG0008-C01

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
 See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).






EXAMPLE STENCIL DESIGN

YBG0008-C01

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



www.ti.com 9-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
BQ21080YBGR	Active	Production	DSBGA (YBG) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	B080
BQ21080YBGR.A	Active	Production	DSBGA (YBG) 8	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	B080

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月