







**BQ21061** JAJSHW6A - SEPTEMBER 2019 - REVISED AUGUST 2023

# BQ21061 10nA の出荷モード、レギュレートされたシステム (PMID) 電圧を含 むパワー・パス、および LDO 搭載、I<sup>2</sup>C 制御型 1 セル 500mA リニア・バッテ リ充電器

### 1 特長

- 1.25mA~500mA の高速充電電流範囲に対応したリ ニア・バッテリ充電器
  - I<sup>2</sup>C を使用して精度 0.5% でプログラム可能なバッ テリ・レギュレーション電圧 (3.6V~4.6V の範囲で 10mV 刻み)
  - 終了電流を最小 0.5mA に設定可能
  - 入力耐圧 20V で、標準的な入力電圧動作範囲は 3.4V~5.5V
  - 熱充電プロファイルをプログラム可能、ホット、ウォ ーム、クール、コールドの各スレッショルドを設定可
- システム電源およびバッテリ充電用のパワー・パス管理
  - バッテリ電圧トラッキングと入力パススルーのオプシ ョンに加えて、I<sup>2</sup>C を使用してプログラム可能なレギ ュレートされたシステム (PMID) 電圧 (4.4V~4.9V)
  - 動的なパワー・パス管理により、弱いアダプタからの 充電を最適化
  - 高度な I2C 制御により、ホストは必要に応じてバッ テリまたはアダプタを切り離し可能
- I<sup>2</sup>C によりロード・スイッチまたは最大 150mA の LDO 出力を設定可能
  - 0.6V~3.7V の範囲で 100mV 刻みでプログラム可
- 非常に低い Iddq によりバッテリ駆動時間を延長
  - 出荷モードのバッテリ la:10nA
  - システム駆動時 (PMID および VDD がオン) の Iq:400nA
- 押しボタン 1 つによる可変タイマ付きウェイクアップお よびリセット入力
  - システム電源サイクルおよび HW リセットをサポート
- 安全関連認証
  - TUV IEC 62368 認証
- 20 ピンの 2mm × 1.6mm CSP パッケージ
- ソリューション全体のサイズ:11mm<sup>2</sup>

# 2 アプリケーション

- ヘッドセット、イヤホン、補聴器
- スマートウォッチ、スマート・トラッカー
- ウェアラブル型フィットネスおよびアクティビティ・モニタ
- 血糖値モニタ

# 3 概要


BQ21061 はウェアラブル、携帯型、および小型の医療機 器の最も一般的な機能(例:充電器、システム電力用のレ ギュレートされた出力電圧レール、LDO、押しボタン・コン トローラ)を統合した高集積バッテリ充電管理ICです。

BQ21061 IC はパワー・パス付きリニア充電器を内蔵し、 レギュレートされた電圧をシステムに供給すると同時に、小 型バッテリを急速かつ正確に充電できます。レギュレートさ れたシステム電圧 (PMID) 出力は、システムを最適に動作 させるために、ダウンストリーム IC の推奨動作条件とシス テム負荷に基づき、I<sup>2</sup>C を介して設定できます。

### 製品情報

	TO THE TOTAL		
部品番号	パッケージ <sup>(1)</sup>	本体サイズ (公称)	
BQ21061	DSBGA (20)	2.00mm × 1.60mm	

利用可能なすべてのパッケージについては、このデータシートの 末尾にある注文情報を参照してください。



概略回路図



# **Table of Contents**

1 特長	1	7.5 Register Map	30
2 アプリケーション		8 Application and Implementation	49
3 概要		8.1 Application Information	49
4 Revision History		8.2 Typical Application	49
5 Pin Configuration and Functions		9 Power Supply Recommendations	54
6 Specifications		10 Layout	<mark>55</mark>
6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	<mark>5</mark> 5
6.2 ESD Ratings		10.2 Layout Example	<mark>5</mark> 5
6.3 Recommended Operating Conditions		11 Device and Documentation Support	56
6.4 Thermal Information		11.1 Device Support	<mark>5</mark> 6
6.5 Electrical Characteristics		11.2 Documentation Support	<u>5</u> 6
6.6 Timing Requirements		11.3ドキュメントの更新通知を受け取る方法	56
6.7 Typical Characteristics		<b>11.4</b> サポート・リソース	56
7 Detailed Description		11.5 静電気放電に関する注意事項	<u>5</u> 6
7.1 Overview	13	11.6 Trademarks	<mark>5</mark> 6
7.2 Functional Block Diagram	13	11.7 用語集	<u>5</u> 6
7.3 Feature Description		12 Mechanical, Packaging, and Orderable	
7.4 Device Functional Modes		Information	57

# **4 Revision History**

資料番号末尾の英字は改訂を表しています。その改訂履歴は英語版に準じています。

Changes from Revision * (September 2019) to Revision A (August 2023)	Page
<ul><li>ドキュメント全体にわたって表、図、相互参照の採番方法を更新</li></ul>	1
• 「特長」に「安全関連認証」を追加	1
Added clarification to LP pin description	
Added clarification to LS/LDO pin description	
Changed maximum I <sub>PMID</sub> in Recommended Operating Conditions	5
<ul> <li>Changed t<sub>HW RESET WD</sub> test conditions and MAX value from 15s to 14s in Timing Requirements</li> </ul>	<mark>8</mark>
Changed t <sub>RESET WARN</sub> and t <sub>HW RESET</sub> parameters	
• Changed t <sub>HW RESET WARN</sub> to t <sub>RESET WARN</sub> and VIN presence to valid VIN presence in セクション 7.3.7.2.	
Added clarification to TS biasing operation	
• Changed from as well while the VIN input is valid to while the VIN input is valid in セクション 7.4.1	<mark>27</mark>
Changed description of IBAT OCP ILIM 2b10 setting to "Disable" to describe correct behavior	
Changed clarification to TS_EN bit functionality	
	51

Product Folder Links: BQ21061



# **5 Pin Configuration and Functions**




図 5-1. YFP Package 20-Pin DSBGA Top View

表 5-1. Pin Functions

PIN I/O						
NAME NO.		I/O	DESCRIPTION			
IN	A1	ı	DC Input Power Supply. IN is connected to the external DC supply. Bypass IN to GND with at least 1-µF of capacitance using a ceramic capacitor.			
PMID	A2, B2	I/O	Regulated System Output. Connect 22-µF capacitor from PMID to GND as close to the PMID and GND pins as possible. If operating in VIN Pass-Through Mode (PMID_REG = 111) a lower capacitor value may be used (at least 3-µF of ceramic capacitance with DC bias de-rating).			
GND	A4	PWR	Ground connection. Connect to the ground plane of the circuit.			
VDD	D1	0	Digital supply LDO. Connect a 2.2-μF from this pin to ground.			
CE	C2	I	Charge Enable. Drive $\overline{\text{CE}}$ low or leave disconnected to enable charging when VIN is vCE is pulled low internally with 900-k $\Omega$ resistor.			
SCL	E3	I/O	<sup>12</sup> C Interface Clock. Connect SCL to the logic rail through a 10-kΩ resistor.			
SDA	E2	I	l <sup>2</sup> C Interface Data. Connect SDA to the logic rail through a 10-kΩ resistor.			
LP	D3	I	Low Power Mode Enable. Drive this pin low to set the device in low power mode when powered by the battery. This pin must be driven high to allow $I^2C$ communication when VIN is not present. $\overline{LP}$ is pulled low internally with $900\text{-}k\Omega$ resistor. This pin has no effect when VIN is present.			
ĪNT	D2	0	INT is an open-drain output that signals fault interrupts. When a fault occurs, a 128-μs pulse is sent out as an interrupt for the host.			
MR	C1	I	Manual Reset Input. $\overline{MR}$ is a general purpose input used to reset the device or to wake it up from Ship Mode. $\overline{MR}$ has in internal 125-k $\Omega$ pull-up resistor to BAT.			
LS/LDO	D4	0	Load Switch or LDO output. Connect 2.2 µF of ceramic capacitance to this pin to assure stability. Be sure to account for capacitance bias voltage derating when selecting the capacitor. If LDO is not used, short to VINLS			
VINLS	E4	I	Input to the Load Switch / LDO output. Connect at least 1 $\mu$ F of ceramic capacitance from this pin to ground.			



# 表 5-1. Pin Functions (continued)

F	PIN I/O		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
BAT	A3, B3	I/O	Battery Connection. Connect to the positive terminal of the battery. Bypass BAT to GND with at least 1 $\mu$ F of ceramic capacitance.
TS	B4	I	Battery Pack NTC Monitor. Connect TS to a 10-k $\Omega$ NTC thermistor in parallel to a 10-k $\Omega$ resistor. If TS function is not to be used connect a 5-k $\Omega$ resistor from TS to ground.
PG	B1	0	Open-drain Power Good status indication output. The $\overline{PG}$ pin can also be configured as a general purpose open drain output or level shifter version of $\overline{MR}$ .
VIO	E1	I	System IO supply. Connect to system IO supply to allow level shifting of input signals (SDA, SCL, LP and CE) to the device internal digital domain. Connect to VDD when external IO supply is not available.
NC1	С3	I	No Connect. Connect to ground if possible for better thermal dissipation or leave floating. Do not connect to a any voltage source or signal to avoid higher quiescent current.
NC2	C4	I	No Connect. Connect to ground if possible for better thermal dissipation. May be shorted to /LP for easier routing as long as Absolute Maximum Rating requirements are met

Product Folder Links: BQ21061



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	IN	-0.3	20	V
Voltage	TS,VDD, NC	-0.3	1.95	V
	All other pins	-0.3	5.5	V
	IN	0	800	mA
Current	BAT, PMID	-0.5	1.5	Α
	INT, PG	0	10	mA
Junction tempe	erature, T <sub>J</sub>	-40	125	°C
Storage tempe	erature, T <sub>stg</sub>	<b>-</b> 55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
	Cleatractatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- 2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>BAT</sub>	Battery voltage range	2.4	4.6	V
V <sub>IN</sub>	Input voltage range	3.15	5.25 <sup>(1)</sup>	V
V <sub>INLS</sub>	LDO input voltage range	2.2	5.25 <sup>(1)</sup>	V
V <sub>IO</sub>	IO supply voltage range	1.2	3.6	V
I <sub>LDO</sub>	LDO output current	0	100	mA
I <sub>PMID</sub>	PMID output current	0	1.5	Α
T <sub>A</sub>	Operating free-air temperature range	-40	85	°C

<sup>(1)</sup> Based on minimum V<sub>OVP</sub> value. 5.5V under typical conditions

### **6.4 Thermal Information**

		BQ21061	
	THERMAL METRIC <sup>(1)</sup>	YFP (DSBGA)	UNIT
		20-PIN	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance (2)	36.1	°C/W
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	74.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	0.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.3	°C/W



# 6.4 Thermal Information (continued)

		BQ21061	
	THERMAL METRIC <sup>(1)</sup>	YFP (DSBGA)	UNIT
		20-PIN	
$\Psi_{JB}$	Junction-to-board characterization parameter	17.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Electrical Characteristics

 $V_{IN}$  = 5V,  $V_{BAT}$  = 3.6V.  $T_J$  = 25°C unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CL	JRRENTS					
	land a complete accompany	PMID_MODE = 01, V <sub>IN</sub> = 5V, V <sub>BAT</sub> = 3.6V			500	μΑ
I <sub>IN</sub>	Input supply current	V <sub>IN</sub> = 5V, V <sub>BAT</sub> = 3.6V Charge Disabled			1.6	mA
I <sub>BAT_SHIP</sub>	Battery Discharge Current in Ship Mode	V <sub>IN</sub> = 0V , V <sub>BAT</sub> = 3.6V		10		nA
	Battery Quiescent Current in Low-power	V <sub>IN</sub> = 0V , V <sub>BAT</sub> = 3.6V, LDO Disabled		0.46	0.9	μΑ
I <sub>BAT_LP</sub>	Mode	V <sub>IN</sub> = 0V , V <sub>BAT</sub> = 3.6V, LDO Enabled		1.7	1.9	μΑ
I <sub>BAT_ACTI</sub>	Pottory Quiescent Current in Active Mede	V <sub>IN</sub> = 0V , V <sub>BAT</sub> = 3.6V, LDO Disabled		18	23	μA
VE	Battery Quiescent Current in Active Mode	V <sub>IN</sub> = 0V , V <sub>BAT</sub> = 3.6V, LDO Enabled		21	25	μΑ
POWER F	PATH MANAGEMENT AND INPUT CURRE	ENT LIMIT				
V <sub>PMID_RE</sub> G	Default System (PMID) Regulation Voltage			4.5		V
V <sub>PMID_RE</sub>	System Degulation Valtage Assurably	V <sub>IN</sub> = 5V, V <sub>PMID_REG</sub> = 4.5V. I <sub>PMID</sub> = 100mA, T <sub>J</sub> = 25°C	-1		1	%
G_ACC	System Regulation Voltage Accuracy	V <sub>IN</sub> = 5V, V <sub>PMID_REG</sub> = 4.5V. I <sub>PMID</sub> = 0- 500mA	-3		3	%
R <sub>ON(IN-</sub>	Input FET ON resistance	l <sub>ILIM</sub> = 500mA (ILIM = 110), V <sub>IN</sub> = 5V, I <sub>IN</sub> = 150mA		280	520	mΩ
V <sub>BSUP1</sub>	Enter supplements mode threshold	V <sub>BAT</sub> > V <sub>BATUVLO</sub> , DPPM enabled or Charge disabled		V <sub>PMID</sub> < V <sub>BAT</sub> – 40mV		mV
V <sub>BSUP2</sub>	Exit supplements mode threshold	V <sub>BAT</sub> > V <sub>BATUVLO</sub> , DPPM enabled or Charge disabled		V <sub>PMID</sub> < V <sub>BAT</sub> – 20mV		mV
		Programmable Range	50		600	mA
		I <sub>ILIM</sub> = 50mA		45	50	mA
I <sub>ILIM</sub>	Input Current Limit	I <sub>ILIM</sub> = 100mA		90	100	mA
		I <sub>ILIM</sub> = 150mA		135	150	mA
		I <sub>ILIM</sub> = 500mA		450	500	mA
V <sub>IN_DPM</sub>	Input DPM voltage threshold where current in reduced	Programmable Range	4.2		4.9	V
_	Accuracy		-3		3	%
BATTERY	CHARGER				,	
$V_{DPPM}$	PMID voltage threshold when charge current is reduced	V <sub>PMID</sub> - V <sub>BAT</sub>		200		mV
R <sub>ON(BAT-</sub>	Battery Discharge FET On Resistance	V <sub>BAT</sub> = 4.35V, I <sub>BAT</sub> = 100mA		100	175	mΩ
\/	Charge Voltage	Programmable charge voltage range	3.6		4.6	V
$V_{BATREG}$	Voltage Regulation Accuracy		0.5		0.5	%

Submit Document Feedback

<sup>(2)</sup> Measured in BQ21061EVM board.

# **6.5 Electrical Characteristics (continued)**

 $V_{IN}$  = 5V,  $V_{BAT}$  = 3.6V.  $T_J$  = 25°C unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CHARGE</sub>	Fast Charge Programmable Current Range	V <sub>LOWV</sub> < V <sub>BAT</sub> < V <sub>BATREG</sub>	1.25		500	mA
	Fast Charge Current Accuracy	I <sub>CHARGE</sub> > 5mA	-5		5	%
I <sub>PRECHAR</sub>	Precharge current	Precharge current programmable range	1.25		77.5	mA
GE	Precharge Current Accuracy	-40°C < T <sub>J</sub> < 85°C	-10		10	%
I <sub>TERM</sub>	Termination Charge Current	Termination Current Programmable Range	1		31	%
	Accuracy	I <sub>TERM</sub> = 10% I <sub>CHARGE</sub> , I <sub>CHARGE</sub> = 100mA	-5 <sup>(1)</sup>		5 <sup>(1)</sup>	%
$V_{LOWV}$	Programmable voltage threshold for pre- charge to fast charge transitions	VBAT rising. Programmable Range	2.8		3	V
V <sub>SHORT</sub>	Battery voltage threshold for short detection	VBAT falling, VIN = 5V	2.41	2.54	2.67	V
I <sub>SHORT</sub>	Charge Current in Battery Short Condition	V <sub>BAT</sub> < V <sub>SHORT</sub>	I	PRECHAR GE		mA
$V_{RCH}$	Recharge Threshold voltage	$V_{BAT}$ falling, $V_{BATREG}$ = 4.2V, $V_{RCH}$ = 140mV setting		140		mV
▼ RCH	Technique The Short voltage	$V_{BAT}$ falling, $V_{BATREG}$ = 4.2V, $V_{RCH}$ = 200mV setting		200		mV
R <sub>PMID_PD</sub>	PMID pull-down resistance	V <sub>PMID</sub> = 3.6V		25		Ω
VDD						
$V_{DD}$	VDD LDO output voltage			1.8		V
LS/LDO						
	Input voltage range for Load switch Mode		0.8		5.5	V
V <sub>INLS</sub>	Input voltage range for LDO Mode		2.2 or V <sub>LDO</sub> + 500mV		5.5	٧
	LDO programmable output voltage range		0.6		3.7	V
$V_{LDO}$		T <sub>J</sub> = 25°C	-2		2	%
V <sub>LDO</sub>	LDO output accuracy	V <sub>LDO</sub> = 1.8V, V <sub>INLS</sub> =3.6V. I <sub>LOAD</sub> = 1mA	-3		3	%
ΔV <sub>OUT</sub> / ΔΙ <sub>OUT</sub>	DC Load Regulation	0°C < T <sub>J</sub> < 85°C, 1 mA < I <sub>OUT</sub> < 150mA, V <sub>LDO</sub> = 1.8V		1.2		%
ΔV <sub>OUT</sub> / ΔV <sub>IN</sub>	DC Line Regulation	0°C < T <sub>J</sub> < 85°C, Over V <sub>INLS</sub> range, I <sub>OUT</sub> = 100mA, V <sub>LDO</sub> = 1.8V		0.5		%
R <sub>DOSN_LD</sub> o	Switch On resistance	V <sub>INLS</sub> = 3.6V		250	450	mΩ
R <sub>DSCH_LS</sub> LDO	Discharge FET On-resistance for LS	V <sub>INLS</sub> = 3.6V		40		Ω
I <sub>OCL_LDO</sub>	Output Current Limit	V <sub>LS/LDO</sub> = 0V	200	300		mA
I <sub>IN_LDO</sub>	LDO VINLS quiescent current in LDO mode	$V_{BAT} = V_{INLS} = 3.6V$		0.9		μΑ
	OFF State Supply Current	V <sub>BAT</sub> = V <sub>INLS</sub> =3.6V		0.25		μΑ
BATTERY	PACK NTC MONITOR					
V <sub>HOT</sub>	High temperature threshold	V <sub>TS</sub> falling, -10°C < T <sub>J</sub> < 85°C	0.182 <sup>(1)</sup>	0.185	0.189 <sup>(1)</sup>	V
V <sub>WARM</sub>	Warm temperature threshold	V <sub>TS</sub> falling, -10°C < T <sub>J</sub> < 85°C	0.262(1)	0.265	0.268(1)	V
V <sub>COOL</sub>	Cool temperature threshold	V <sub>TS</sub> rising, -10°C < T <sub>J</sub> < 85°C	0.510 <sup>(1)</sup>	0.514	0.518 <sup>(1)</sup>	V
V <sub>COLD</sub>	Cold temperature threshold	V <sub>TS</sub> rising, -10°C < T <sub>J</sub> < 85°C	0.581 <sup>(1)</sup>	0.585	0.589(1)	V
	TS Open threshold	V <sub>TS</sub> rising, -10°C < T <sub>J</sub> < 85°C		0.9		V
$V_{OPEN}$	10 Open unconoid	15 noing, 10 0 11 100 0		0.0		•



# **6.5 Electrical Characteristics (continued)**

 $V_{IN}$  = 5V,  $V_{BAT}$  = 3.6V.  $T_J$  = 25°C unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>TS_BIAS</sub>	TS bias current	-10°C < T <sub>J</sub> < 85°C	78.4	80	81.6	μA
PROTEC	TION					
V	IN active threshold voltage	V <sub>IN</sub> rising		3.4		V
$V_{UVLO}$	in active tilleshold voltage	V <sub>IN</sub> falling		3.25		V
	Battery undervoltage Lockout Threshold Voltage	Programmable range, 150 mV Hysteresis	2.4		3	V
$V_{BATUVLO}$	Accuracy		-3		3	%
	Battery undervoltage Lockout Threshold Voltage at Power Up	V <sub>BAT</sub> rising, V <sub>IN</sub> = 0V, T <sub>J</sub> = 25°C		3.15		V
V <sub>SLP_ENT</sub> RY	Sleep Entry Threshold (V <sub>IN</sub> - V <sub>BAT</sub> )	2.0V < V <sub>BAT</sub> < V <sub>BATREG</sub> , V <sub>IN</sub> falling		80		mV
V <sub>SLP_EXIT</sub>	Sleep Exit Threshold (V <sub>IN</sub> - V <sub>BAT</sub> )	2.0V < V <sub>BAT</sub> < V <sub>BATREG</sub>		130		mV
V <sub>OVP</sub>	Input Supply Over Voltage Threshold	V <sub>IN</sub> rising	5.35	5.5	5.8	V
<b>⋄</b> O∧b	input Supply Over voltage Threshold	V <sub>IN</sub> falling (125mV hysteresis)		5.4		V
I <sub>BAT_OCP</sub>	Battery Over Current Threshold Programmable range	I <sub>BAT_OCP</sub> increasing	1200		1600	mA
_	Current Limit Accuracy		-30		30	%
T <sub>SHUTDO</sub> WN	Thermal shutdown trip point			125		°C
T <sub>HYS</sub>	Thermal shutdown trip point hysteresis			15		°C
I <sup>2</sup> C INTER	RFACE (SCL and SDA)					
	I <sup>2</sup> C Frequency		100		400	kHz
V <sub>IL</sub>	Input Low threshold level	V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V			0.25 * V <sub>IO</sub>	V
V <sub>IH</sub>	Input High Threshold level	V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V	0.75 * V <sub>IO</sub>			V
V <sub>OL</sub>	Output Low threshold level	V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V, I <sub>LOAD</sub> = 5mA			0.25 * V <sub>IO</sub>	V
$I_{LKG}$	High-level leakage Current	V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V			1	μΑ
/MR INPU	JΤ					
$R_{PU}$	Internal pull up resistance		90	125	170	kΩ
$V_{IL}$	/MR Input Low threshold level	V <sub>BAT</sub> > V <sub>BUVLO</sub>			0.3	V
/INT, /PG	OUTPUTS					
V <sub>OL</sub>	Output Low threshold level	V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V, I <sub>LOAD</sub> = 5mA			0.25 * V <sub>IO</sub>	V
I <sub>LKG</sub>	/INT Hi level leakage Current	High Impedance, V <sub>PULLUP</sub> = V <sub>IO</sub> = 1.8V			1	μA
/CE, /LP I	NPUTS					_
R <sub>PDOWN</sub>	/CE pull down resistance			900		kΩ
V <sub>IL</sub>	Input Low threshold level	V <sub>IO</sub> = 1.8V			0.45	V
V <sub>IH</sub>	/CE Input High Threshold level	V <sub>IO</sub> = 1.8V	1.35			V

#### (1) Based on Characterization Data

# 6.6 Timing Requirements

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
BATTERY CHARGE TIMERS				
t <sub>MAXCHG</sub> Charge safety timer	Programmable range	180	720	min

Submit Document Feedback




# **6.6 Timing Requirements (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PRECHG</sub>	Precharge safety timer			0.25 *	t <sub>MAXCHG</sub>	
WATCHD	OG TIMERS					
t <sub>WATCHDO</sub> G_SW	SW Watchdog timer		25	50		s
t <sub>HW_RESE</sub> T_WD	HW reset watchdog timer	HWRESET_14S_WD = 1			14	s
LDO					'	
t <sub>ON_LDO</sub>	Turn ON time	100mA load, to 90% V <sub>LDO</sub>		500		μs
t <sub>OFF_LDO</sub>	Turn OFF time	100mA load, to 10% V <sub>LDO</sub>		30		μs
t <sub>PMID_LDO</sub> _DELAY	Delay between PMID and LDO enable during power up	Startup		20		ms
PUSHBU	TTON TIMERS (/MR)		,		· · · · · · · · · · · · · · · · · · ·	
t <sub>WAKE1</sub>	WAKE1 Timer. Timer for Ship Mode wake.	MR_WAKE1_TIMER = 0	106	125	144	ms
t <sub>WAKE2</sub>	WAKE2 Timer. Time from /MR falling edge to INT being asserted.	MR_WAKE2_TIMER = 1	1.7	2	2.3	s
t <sub>RESET_W</sub> ARN	RESET_WARN Timer. Time prior to HW RESET or entering Shipmode with /MR press	MR_RESET_WARN = 01	0.85	1	1.15	s
t <sub>HW_RESE</sub> T	Time from /MR Falling edge to HW RESET or PMID falling for Shipmode Entry	MR_HW_RESET = 01	6.8	8	9.2	s
t <sub>RESTART(</sub> AUTOWAKE	RESTART Timer. Time from /MR HW Reset to PMID power up	AUTOWAKE = 01	1.05	1.2	1.35	s
PROTEC	TION					
t <sub>DGL_SLP</sub>	Deglitch time for supply rising above $V_{SLP} + V_{SLP\_HYS}$			120		μs
t <sub>DGL_OVP</sub>	Deglitch time for V <sub>OVP</sub> Threshold	VIN falling below V <sub>OVP</sub>		32		ms
t <sub>DGL_OCP</sub>	Battery OCP deglitch time	_		30		μs
t <sub>REC_SC</sub>	Recovery time, BAT Short Circuit during Discharge Mode			250		ms
t <sub>RETRY_SC</sub>	Retry window for PMID or BAT short circuit recovery			2		s
t <sub>DGL_SHT</sub>	Deglitch time, Thermal shutdown	T <sub>J</sub> rising above T <sub>SHUTDOWN</sub>		10		μs
I2C INTE	RFACE		<u> </u>		'	
t <sub>WATCHDO</sub> G	I <sup>2</sup> C interface reset timer for host	When enabled		50		s
t <sub>I2CRESET</sub>	I <sup>2</sup> C interface inactive reset timer			500		ms
INPUT PI	NS (/CE and /LP)					
t <sub>LP_EXIT_I</sub> 2C	Time for device to exit Low-power mode and allow I <sup>2</sup> C communication	V <sub>IN</sub> = 0V.			1	ms
		•				




# 6.7 Typical Characteristics

 $C_{IN}$  = 1  $\mu$ F,  $C_{PMID}$ = 10  $\mu$ F,  $C_{LSLDO}$  = 2.2  $\mu$ F,  $C_{BAT}$  = 1  $\mu$ F (unless otherwise specified)



# **6.7 Typical Characteristics (continued)**


 $C_{IN}$  = 1  $\mu$ F,  $C_{PMID}$ = 10  $\mu$ F,  $C_{LSLDO}$  = 2.2  $\mu$ F,  $C_{BAT}$  = 1  $\mu$ F (unless otherwise specified)





# **6.7 Typical Characteristics (continued)**

 $C_{IN}$  = 1  $\mu$ F,  $C_{PMID}$ = 10  $\mu$ F,  $C_{LSLDO}$  = 2.2  $\mu$ F,  $C_{BAT}$  = 1  $\mu$ F (unless otherwise specified)






# 7 Detailed Description

#### 7.1 Overview

The BQ21061 IC is a highly programmable battery management device that integrates a 500-mA linear charger for single cell Li-lon batteries, a general purpose LDO that may be configured as a load switch, and a push-button controller. Through it's I<sup>2</sup>C interface the host may change charging parameters such as battery regulation voltage and charge current, and obtain detailed device status and fault information. The push-button controller allows the user to reset the system without any intervention from the host and wake up the device from Ship Mode.

### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Linear Charger and Power Path

The BQ21061 IC integrates a linear charger that allows the battery to be charged with a programmable charge current of up to 500 mA. In addition to the charge current, other charging parameters can be programmed

through I<sup>2</sup>C such as the battery regulation voltage, pre-charge current, termination current, and input current limit current.

The power path allows the system to be powered from PMID, even when the battery is dead or charging, by drawing power from IN pin. It also prioritizes the system load connected to PMID, reducing the charging current, if necessary, in order to support the load when input power is limited. If the input supply is removed and the battery voltage level is above V<sub>BATUVLO</sub>, PMID will automatically and seamlessly switch to battery power.

A more detailed description of the charger functionality is presented in the following sections of this document.

#### 7.3.1.1 Battery Charging Process

The following diagram summarizes the charging process of the BQ21061 charger.




図 7-1. BQ21061 Charger Flow Diagram

When a valid input source is connected ( $V_{IN} > V_{UVLO}$  and  $V_{BAT} + V_{SLP} < V_{IN} < V_{OVP}$ ), the state of the  $\overline{CE}$  pin determines whether a charge cycle is initiated. When the  $\overline{CE}$  input is high and a valid input source is connected, the battery charge FET is turned off, preventing any kind of charging of the battery. A charge cycle is initiated when the CHARGE\_DISABLE bit is written to 0 and  $\overline{CE}$  pin in low.  $\frac{1}{2}$  7-1 shows the  $\overline{CE}$  pin and bit priority to enable/disable charging.

CE PIN	CHARGE _DISABLE BIT	CHARGING
0	0	Enabled
0	1	Disabled
1	0	Disabled
1	1	Disabled




図 7-2. BQ21061 Typical Charge Cycle

During Pre-Charge, where the battery voltage is below the  $V_{LOWV}$  level, the battery will be charge with  $I_{PRECHARGE}$  current which can be programmed through  $I^2C$ . During pre-charge, the safety timer is set to 25% of the safety timer value during fast charge. Once the battery voltage reaches  $V_{LOWV}$ , the charger will then operate in Fast Charge Mode, charging the battery at  $I_{CHARGE}$  which may also be programmed through  $I_2C$ . Once the battery voltage approaches the  $V_{BATREG}$  level, the charging current starts tapering off as shown in  $\boxtimes$  7-2. Once the charging current reaches the termination current ( $I_{TERM}$ ) charging is stopped. Note that to ensure that the battery is charged to  $V_{BATREG}$  level, the regulated PMID voltage should be set to at least 200mV above  $V_{BATREG}$ . Termination is only enabled when the charger CV loop is active in fast charge operation. No termination will occur if the charge current reaches  $I_{TERM}$  while VINDPM or DPPM is active as well as the thermal regulation loop. Termination is also disabled when operating in the TS WARM region. The charger only goes to termination when the current drops to  $I_{TERM}$  due to the battery reaching the target voltage and not due to the charge current limitation imposed by the previously mentioned control loops

Whenever a change in the charge current setting is triggered, whether it occurs due to  $I^2C$  programming by the host, Pre-Charge/Fast Charge transition or JEITA TS control, the device will temporarily disable charging (for  $\sim 1$  ms) before updating the charge current value.

#### 7.3.1.2 JEITA and Battery Temperature Dependent Charging

The charger can be configured through I<sup>2</sup>C setting to provide JEITA support, automatically reducing the charging current and voltage depending on the battery temperature as monitored by an NTC thermistor connected to the BQ21061 TS pin. See セクション 7.3.11 for details.

Product Folder Links: BQ21061

### 7.3.1.3 Input Voltage Based Dynamic Power Management (VINDPM) and Dynamic Power Path Management (DPPM)

The VINDPM loop prevents the input voltage from collapsing to a point where charging would be interrupted by reducing the current drawn by charger in order to keep V<sub>IN</sub> from dropping below V<sub>IN DPM</sub>. Once the IN voltage drops to V<sub>IN DPM</sub>, the VINDPM loops will reduce the input current through the blocking FETs, to prevent the further drop of the supply voltage. The VINDPM function is disabled by default and may be enabled through I<sup>2</sup>C command. The V<sub>IN DPM</sub> threshold is programmable through the I<sup>2</sup>C register from 4.2 V to 4.9 V in 100-mV steps.

On the other hand, the DPPM loop prevents the system output (PMID) from dropping below V<sub>BAT</sub> + 200mV when the sum of the charge current and system load exceeds the BQ21061 input current limit setting. If PMID drops below the DPPM voltage threshold, the charging current is reduced. If PMID continues to drop after BATFET charging current is reduced to zero, the part will enter supplement mode when PMID falls below the supplement mode threshold (V<sub>BAT</sub> - V<sub>BSUP1</sub>). NOte that DPPM function is disabled when PMID regulation is set to battery tracking.

When the device enters these modes, the charge current may be lower than the set value and the corresponding status bits and flags are set. If the 2X timer is set, the safety timer is extended while the loops are active. Additionally, termination is disabled.

# 7.3.1.4 Battery Supplement Mode

When the PMID voltage drops below the battery voltage by V<sub>BSUP1</sub>, the battery supplements the system load. The battery stops supplementing the system load when the voltage on the PMID pin rises above the battery voltage by V<sub>BSUP2</sub>. During supplement mode, the battery supplement current is not regulated, however, the Battery Over-Current Protection mechanism is active. Battery charge termination is disabled while in supplement mode.

#### 7.3.2 Protection Mechanisms

#### 7.3.2.1 Input Over-Voltage Protection

The input over-voltage protection protects the device and downstream components connected to PMID, and BAT against damage from over-voltage on the input supply. When  $V_{IN} > V_{OVP}$  an OVP fault is determined to exist. During the OVP fault, the device turns the input FET off, sends a single 128-µs pulse on INT, and the VIN OVP FAULT FLAG and STAT bits are updated over I<sup>2</sup>C. Once the OVP fault is removed, the STAT bit is cleared and the device returns to normal operation. The FLAG bit is not cleared until it is read through I2C after the OVP condition no longer exists. The OVP threshold for the device is 5.5 V to allow operation from standard USB sources.

### 7.3.2.2 Safety Timer and I<sup>2</sup>C Watchdog Timer

At the beginning of the charge cycle, the device starts the safety timer. If charging has not terminated before the programmed safety time, t<sub>MAXCHG</sub>, expires, charging is disabled. The pre-charge safety time, t<sub>PRECHG</sub>, is 25% of t<sub>MAXCHG</sub>. When a safety timer fault occurs, a single 128-µs pulse is sent on the INT pin and the SAFETY TMR FAULT FLAG bit in the FLAG3 register is updated over I<sup>2</sup>C. The CE pin or input power must be toggled in order to reset the safety timer and exit the fault condition. Note that the flag bit will be reset when the bit is read by the host even if the fault has not been cleared. The safety timer duration is programmable using the SAFETY TIMER bits. When the safety timer is active, changing the safety timer duration resets the safety timer. The device also contains a 2X TIMER bit that doubles the timer duration to prevent premature safety timer expiration when the charge current is reduced by a high load on PMID (DPPM operation), VIN DPM, thermal regulation, or a NTC (JEITA) condition. When 2X TIMER function is enabled, the timer is allowed to run at half speed when any loop is active other than CC or CV.

In addition, the BQ21061 has a 50s watchdog timer which resets after every I<sup>2</sup>C transaction. This feature, which is enabled by default, resets all charger parameters registers to their default values when the timer expires.

Product Folder Links: BQ21061

#### 7.3.2.3 Thermal Protection and Thermal Charge Current Foldback

In order to protect the device from damage due to overheating, the junction temperature of the die,  $T_J$ , is monitored. When  $T_J$  reaches  $T_{SHUTDOWN}$  the device stops operation and is turned off. The device resumes operation when  $T_J$  falls below  $T_{SHUTDOWN}$  by  $T_{HYS}$ .

During the charging process, the device will reduce the charging current at a rate of  $(0.04 \text{ x I}_{CHARGE})$ /°C once T<sub>J</sub> exceeds the thermal foldback threshold, T<sub>REG</sub> to prevent further heating. If the charge current is reduced to 0, the battery supplies the current needed to supply the PMID output. The thermal regulation threshold may be set through I<sup>2</sup>C by setting the THERM REG bits to the desired value.

The die junction temperature, T<sub>J</sub>, can be estimated based on the expected board performance using 式 1:

$$T_{J} = T_{A} + \theta_{JA} \times P_{DISS} \tag{1}$$

Where  $P_{DISS}$  is the total power dissipation in the IC. The  $\theta_{JA}$  is largely driven by the board layout. For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics Application Report*. Under typical conditions, the time spent in this state is very short.

#### 7.3.2.4 Battery Short and Over Current Protection

In order to protect the device from over current and prevent excessive battery discharge current, the BQ21061 detects if the current on the battery FET exceeds  $I_{BAT\_OCP}$ . If the short circuit limit is reached for the deglitch time ( $t_{DGL\_OCP}$ ), the battery discharge FET is turned off and start operating in hiccup mode, re-enabling the BATFET  $t_{REC\_SC}$  (250 ms) after being turned off by the over-current condition. If the over-current condition is triggered upon retry for 3 to 7 consecutive times, the BATFET will then remain off until the part is reset or until Vin is connected and valid. If the over-current condition and hiccup operation occurs while in supplement mode where VIN is already present, VIN must be toggled in order for BATFET to be enabled and start another detection cycle.

In the case where the battery is suddenly shorted while charging and VBAT drops below  $V_{SHORT}$ , a fast comparator quickly reduces the charge current to  $I_{PRECHARGE}$  preventing fast charge current to be momentarily injected to the battery while shorted.

#### 7.3.2.5 PMID Short Circuit

A short on the PMID pin is detected when the PMID voltage drops below 1.6 V (PMID short threshold). PMID short threshold has a 200-mV hysteresis. When this occurs, the input FET temporarily disconnects IN for up to 200 µs to prevent stress on the device if a sudden short condition happens, before allowing a softstart on the PMID output.

### **7.3.3 VDD LDO**

The device integrates a low current always-on LDO that serves as the digital I/O supply to the device. This LDO is supplied by VIN or by BAT. The VDD LDO will remain on through all power states with the exception of Ship Mode.

#### 7.3.4 Load Switch/LDO Output and Control

The device integrates a low Iq load switch which can also be used as a regulated output. The LDO/LS has a dedicated input pin VINLS and can support up to 150 mA of load current.

The LS/LDO may be enabled/disabled through I<sup>2</sup>C. The output voltage is programmable using the LS\_LDO bits in the registers. To limit voltage drop or voltage transients, a small ceramic capacitor must be placed close to VINLS pin.

表 7-2. LDO Mode Control

I2C EN_LS_LDO	LS_CONFIG	LS/LDO OUTPUT
0	0	Pulldown
0	1	Pulldown

Product Folder Links: BQ21061

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



### 表 7-2. LDO Mode Control (continued)

I2C EN_LS_LDO	LS_CONFIG	LS/LDO OUTPUT
1	0	LDO
1	1	Load Switch

The current capability of the LDO will depend on the VINLS input voltage and the programmed output voltage. When the LS/LDO output is disabled through the register, an internal pull-down will discharge the output. The LDO has output current limit protection, limiting the output current in the event of a short in the output. When the LDO output current limit trips and is active for at least 1 ms, the device will set a flag and send an interrupt to the host. The host must take action to disable the LDO if desired. The LDO may be set to operate as a load switch by setting the LS\_SWITCH\_CONFG bit. Note that in order to change the configuration the LDO must be disabled first, then the LS\_SWITCH\_CONFG bit is set for it to take effect. This is not the case when updating the LDO output voltage which can be done on the fly without the need of disabling the LDO first.

#### 7.3.5 PMID Power Control

The BQ21061 offers the option to control PMID through the I $^2$ C PMID\_MODE bits. These bits can force PMID to be supplied by BAT instead of IN, even if  $V_{IN} > V_{BAT} + V_{SLP}$ . They can also disconnect PMID, pulling it down or leaving it floating. See  $\frac{1}{8}$  7-30 for details.

### 7.3.6 System Voltage (PMID) Regulation

The BQ21061 has a regulated system voltage output (PMID) that is programmable through  $I^2C$ . PMID regulation is only active when the adapter is connected and  $V_{IN} > V_{UVLO}$ ,  $V_{IN} > V_{BAT} _ V_{SLP}$  and  $V_{IN} < V_{OVP}$ . In Battery Tracking operation (PMID\_REG\_CTRL = 000), the PMID voltage will be regulated to about 4.7% over battery level ( $V_{PMID} = V_{BAT} \times 1.047$ ) or 3.8 V, whichever is higher. Note that the PMID regulation target should be set to be at least 200mV higher than  $V_{BATREG}$ .

#### 7.3.7 MR Wake and Reset Input

The  $\overline{\text{MR}}$  input has three main functions in the BQ21061. First, it serves as a means to wake the device from Ship Mode. Second, it serves as a short button press detector, sending an interrupt to the host when the button driving the  $\overline{\text{MR}}$  pin has been pressed for a given period of time. This allows the implementation of different functions in the end application such as menu selection and control. And finally it serves as a means to get the BQ21061 to reset the system by performing a power cycle (shut down PMID and automatically powering it back on) or go to Ship Mode after detecting a long button press. The timing for the short and long button press duration is programmable through I<sup>2</sup>C for added flexibility. Note that if a specific timer duration is changed through I<sup>2</sup>C while that timer is active and has not expired, the new programmed value will be ignored until the timer expires and/or is reset by  $\overline{\text{MR}}$ . The  $\overline{\text{MR}}$  input has an internal pull-up to BAT.

#### 7.3.7.1 MR Wake or Short Button Press Functions

There are two programmable wake or short button press timers, WAKE1 and WAKE2. When the  $\overline{\text{MR}}$  pin is held low for  $t_{\text{WAKE1}}$  the device sends an interrupt (128  $\mu s$  active low pulse in the  $\overline{\text{INT}}$  pin) and sets the MRWAKE1\_TIMEOUT flag when it expires. If the  $\overline{\text{MR}}$  pin continues to be driven low after WAKE1 and the WAKE2 timer expires, the BQ21061 sends a second interrupt and sets the MRWAKE2\_TIMOUT flag. WAKE1 is used as the timer to wake the device from ship mode. WAKE2's only function is to send the interrupt and has no effect on other BQ21061 functions. These flags are not cleared until they have been read by the host. Note that interrupts are only sent when the flags are set and the flags must be cleared in order for another interrupt to be sent upon  $\overline{\text{MR}}$  press. The timer durations can be set through the MR\_WAKEx\_TIMER bits in the MRCTRL Register section.

One of the main  $\overline{MR}$  functions is to wake the device from Ship Mode when the  $\overline{MR}$  is asserted. The device will exit the Ship Mode when the  $\overline{MR}$  pin is held low for at least  $t_{WAKE1}$ . Immediately after the  $\overline{MR}$  is asserted, VDD will be enabled and the digital will start the WAKE counter. If the  $\overline{MR}$  signal remains low until after the WAKE1 timer expires, the device will power up PMID and LDO (If enabled) completing the exit from the ship mode. If the  $\overline{MR}$  signal goes high before the WAKE1 timer expires, the device will go back to the Ship Mode operation, never powering up PMID or the LDO. Note that if the  $\overline{MR}$  pin remains low after exiting Ship Mode the wake interrupts

Product Folder Links: BQ21061

Submit Document Feedback

will not be sent and the long button press functions like HW reset will not occur until the  $\overline{MR}$  pin is toggled. In the case where a valid  $V_{IN}$  ( $V_{IN} > V_{UVLO}$ ) is connected prior to WAKE2 timer expiring, the device will exit the ship mode immediately regardless of the  $\overline{MR}$  or wake timer state.  $\boxtimes$  7-3 and  $\boxtimes$  7-4 show these different scenarios.




図 7-3. MR Wake from Ship Mode (MR\_LPRESS\_ACTION = Ship Mode, VIN not valid)





図 7-4. MR Wake from Ship Mode – VIN Dependencies

#### 7.3.7.2 MR Reset or Long Button Press Functions

The BQ21061 device may be configured to perform a system hardware reset (Power Cycle/Autowake), go into Ship Mode, or simply do nothing after a long button press (for example, when the  $\overline{\text{MR}}$  pin is driven low until the MR\_HW\_RESET timer expires). The action taken by the device when the timer expires is configured through the MR\_LPRESS\_ACTION bits in the ICCTRL1 Register section. Once the MR\_HW\_RESET timer expires the device immediately performs the operation set by the MR\_LPRESS\_ACTION bits. The BQ21061 sends an interrupt to the host when the device detects that  $\overline{\text{MR}}$  has been pressed for a period that is within  $t_{\text{HW}_{RESET}_{WARN}}$  from reaching  $t_{\text{HW}_{RESET}}$ . This may warn the host that the button has been pressed for a period close to  $t_{\text{HW}_{RESET}}$  which would trigger a HW Reset or used as another button press timer interrupt like the WAKE1 and WAKE2 timers. This interrupt is sent before the MR\_HW\_RESET timer expires and sets the MRRESET\_WARN flag. The  $t_{RESET\_{WARN}}$  may be set through  $t_{RESET\_{WARN}}$  bits in the

MRCTRL register. The host may change the reset behavior at any time after  $\overline{\text{MR}}$  going low and prior to the MR\_HW\_RESET timer expiring. It may not change it however from another behavior to a HW reset (Power Cycle/Autowake) since a HW reset can be gated by other condition requirements, such as valid VIN presence (controlled by MR\_RESET\_VIN bit), throughout the whole duration of the button press. This flexibility allows the host to abort any reset or power shutdown to the system by overriding a long button press command.

A HW reset may also be started by setting the HW\_RESET bit. Note that during a HW reset , VDD remains on.



☑ 7-5. MR Wake and Reset Timing with VIN Present or BAT Active Mode When MR\_LPRESS\_ACTION = 00




図 7-6. MR Wake and Reset Timing Active Mode When MR\_LPRESS\_ACTION = 1x (Ship Mode) and Only BAT is Present

Submit Document Feedback

#### 7.3.8 14-Second Watchdog for HW Reset

The BQ21061 integrates a 14-second watchdog timer that makes the BQ21061 perform a HW reset/power cycle if no  $I^2C$  transaction is detected within 14 seconds of a valid adapter being connected. If the adapter is connected and the host responds with an  $I^2C$  transaction before the 14-second watchdog window expires, the part continues in normal operation. The 14-second watchdog is disabled by default and may be enabled through  $I^2C$  by setting the HWRESET\_14S\_WD bit.  $\boxtimes$  7-7 shows the basic functionality of this feature.




図 7-7. 14-Second Watchdog for HW Reset Behavior

### 7.3.9 Faults Conditions and Interrupts (INT)

The device contains an open-drain output that signals an interrupt and is valid only after the device has completed start-up into a valid state. If the part starts into a fault, interrupts will not be sent. The  $\overline{\text{INT}}$  pin is normally in high impedance and is pulled low for 128 µs when an interrupt condition occurs. When a fault or status change occurs or any other condition that generates an interrupt such as CHARGE\_DONE, a 128-µs pulse (interrupt) is sent on  $\overline{\text{INT}}$  to notify the host. All interrupts may be masked through  $I^2C$ . If the interrupt condition occurs while the interrupt is masked an interrupt pulse will not be sent. If the interrupt is unmasked while the fault condition is still present, an interrupt pulse will not be sent until the  $\overline{\text{INT}}$  trigger condition occurs while unmasked.

#### 7.3.9.1 Flags and Fault Condition Response

表 7-3 below details the BQ21061 behavior when a fault condition occurs.

#### 表 7-3. Interrupt Triggers and Fault Condition Response

FAULT / FLAG	DESCRIPTION	INTERRUPT TRIGGER BASED ON STATUS BIT CHANGE	CHARGER BEHAVIOR	CHARGER SAFETY TIMER	PMID BEHAVIOR
CHRG_CV_FLAG	Set when charger enters Constant Voltage operation	Rising Edge	Enabled	No effect	IN powered if V <sub>IN</sub> is valid
CHARGE_DONE_FLA G	Set when charger reaches termination	Rising Edge	Paused- Charging resumes with VIN or CE toggle or when V <sub>RCH</sub> is reached	Reset	IN powered if V <sub>IN</sub> is valid
IINLIM_ACTIVE_FLAG	Set when Input Current Limit loop is active	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	IN powered VIN powered unless supplement mode condition is met.
VDPPM_ACTIVE_FLA G	Set when DPPM loop is active	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	VIN powered unless supplement mode condition is met.
VINDPM_ACTIVE_FL AG	Set when VINDPM loop is active	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	VIN powered unless supplement mode condition is met.



表 7-3. Interrupt Triggers and Fault Condition Response (continued)

表 7-3. Interrupt Triggers and Fault Condition Response (continued)					
FAULT / FLAG	DESCRIPTION	INTERRUPT TRIGGER BASED ON STATUS BIT CHANGE	CHARGER BEHAVIOR	CHARGER SAFETY TIMER	PMID BEHAVIOR
THERMREG_ACTIVE	Set when Thermal Charge Current Foldback (Thermal Regulation) loop is active	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	VIN powered unless supplement mode condition is met.
VIN_PGOOD_FLAG	Set when VIN changes PGOOD status	Rising and Falling Edge	If VIN_PGOOD_STAT is low, charging is disabled.	Reset	VIN powered (if VIN_PGOOD_STAT =1) unless PMID_MODE is not 00.
VIN_OVP_FAULT_FL AG	Set when V <sub>IN</sub> > V <sub>OVP</sub>	Rising Edge	Charging is paused until condition disappears	Reset	BAT powered
BAT_OCP_FAULT_FL AG	Set when I <sub>BAT</sub> > I <sub>BATOCP</sub>	Rising Edge	Disabled (BAT only condition)	N/A	Disconnect BAT
BAT_UVLO_FAULT_F LAG	Set when V <sub>BAT</sub> < V <sub>BATUVLO</sub>	Rising Edge	Enabled	No effect	IN powered of V <sub>IN</sub> is valid
TS_COLD_FLAG	Set when V <sub>TS</sub> > V <sub>TS_COLD</sub>	Rising Edge	Charging paused until condition is cleared	Paused	IN powered of V <sub>IN</sub> is valid
TS_COOL_FLAG	Set when V <sub>TS_COLD</sub> > V <sub>TS</sub> > V <sub>TS_COOL</sub>	Rising Edge	Enabled. Reduced charge current.	Doubled if option is enabled	IN powered of V <sub>IN</sub> is valid
TS_WARM_FLAG	Set when V <sub>TS_HOT</sub> < V <sub>TS</sub> < V <sub>TS_WARM</sub>	Rising Edge	Enabled. Reduce battery regulation voltage.	No effect	IN powered of V <sub>IN</sub> is valid
TS_HOT_FLAG	Set when V <sub>TS</sub> < V <sub>HOT</sub>	Rising Edge	Charging paused until condition is cleared	Paused	IN powered of V <sub>IN</sub> is valid
TS_OPEN_FLAG	Set when V <sub>TS</sub> > V <sub>TS_OPEN</sub>	Rising Edge	Charging is paused until condition disappears	Paused	N/A
WD_FAULT_FLAG	Set when I <sup>2</sup> C watchdog timer expires	Rising Edge	Enabled	N/A	N/A
SAFETY_TMR_FAULT _FLAG	Set when safety Timer expires. Cleared after VIN or CE toggle	Rising Edge	Disabled until VIN or CE toggle	Reset after flag is cleared	IN powered of V <sub>IN</sub> is valid
LS_LDO_OCP_FAULT _FLAG	Set when LDO output current exceeds OCP condition	Rising Edge	N/A	N/A	N/A
MRWAKE1_TIMEOUT _FLAG	Set when MR is low for at least t <sub>WAKE1</sub>	Rising Edge	N/A	N/A	N/A
MRWAKE2_TIMEOUT _FLAG	Set when MR is low for at least t <sub>WAKE2</sub>	Rising Edge	N/A	N/A	N/A
MRRESET_WARN_FL AG	Set when MR is low for at least t <sub>RESETWARN</sub>	Rising Edge	N/A	N/A	N/A
TSHUT	No flag. Die temperature exceeds thermal shutdown threshold is reached	N/A	Disabled	Disabled	Disabled

# 7.3.10 Power Good (PG) Pin

The  $\overline{PG}$  pin is an open-drain output that by default indicates when a valid IN supply is present. It may also be configured to be a general purpose output (GPO) controlled through I<sup>2</sup>C or to be a level shifted version of the

Product Folder Links: BQ21061

 $\overline{MR}$  input signal. Connect  $\overline{PG}$  to the desired logic voltage rail using a 1-kΩ to 100-kΩ resistor, or use with an LED for visual indication. See  $\overline{\mathcal{R}}$  7-30 for details.

#### 7.3.11 External NTC Monitoring (TS)

The I<sup>2</sup>C interface allows the user to easily implement the JEITA standard for systems where the battery pack thermistor is monitored by the host. Additionally, the device provides a flexible voltage based TS input for monitoring the battery pack NTC thermistor. The voltage at TS is monitored to determine that the battery is at a safe temperature during charging. The TS pin is not biased continuously, instead it is biased only when the voltage at the pin is being sampled (for about 25ms in 225ms intervals when VIN is present. Note that the TS biasing cannot be disabled when VIN is present.

The part can be configured to meet JEITA requirements or a simpler HOT/COLD function only. Additionally, the TS charger control function can be disabled. To satisfy the JEITA requirements, four temperature thresholds are monitored: the cold battery threshold, the cool battery threshold, the warm battery threshold, and the hot battery threshold. These temperatures correspond to the  $V_{COLD}$ ,  $V_{COOL}$ ,  $V_{WARM}$ , and  $V_{HOT}$  thresholds in the Electrical Characteristics table. Charging and safety timers are suspended when  $V_{TS} < V_{HOT}$  or  $V_{TS} > V_{COLD}$ . When  $V_{COOL} < V_{TS} < V_{COLD}$ , the charging current is reduced to the value programmed in the TS\_FASTCHGCTRL register. Note that the current steps for fast charge in the COOL region, just as those in normal fast charge, are multiples of the fast charge LSB value (1.25 mA by default). So in the case where the calculated scaled down current for the COOL region falls in between charge current steps, the device will round down the charge current to the nearest step. For example, if the fast charge current is set for 15 mA (ICHG = 1100) and TS\_FASTCHARGE =111 (0.125\*ICHG), the charge current in the COOL region will be 1.25 mA instead of the calculated 1.85 mA.

When  $V_{HOT} < V_{TS} < V_{WARM}$ , the battery regulation voltage is reduced to the value programmed in the TS FASTCHGCTRL register.

Regardless of whether the part is configured for JEITA, HOT/COLD, or disabled, when a TS fault occurs, a 128µs pulse is sent on the INT output, and the FAULT bits of the register are updated over I<sup>2</sup>C. The FAULT bits are not cleared until they are read over I<sup>2</sup>C. This allows the host processor to take action if a different behavior than the pre-set function is needed. Alternately, the TS pin voltage can be read by the host if VIN is present or when BAT is present, so the appropriate action can be taken by the host.

#### 7.3.11.1 TS Thresholds

The BQ21061 monitors the TS voltage and sends an interrupt to the host whenever it crosses the  $V_{HOT}$ ,  $V_{WARM}$ ,  $V_{COOL}$  and  $V_{COLD}$  thresholds which correspond to different temperature thresholds based on the NTC resistance and biasing. These thresholds may be adjusted through I<sup>2</sup>C by the host. The device will also disable charging if TS pin exceeds the  $V_{TS\ OPEN}$  threshold.

The TS biasing circuit is shown in  $\boxtimes$  7-8. Note that the respective V<sub>TS</sub> for T<sub>COLD</sub> (0°C), T<sub>COOL</sub> (10°C), T<sub>WARM</sub> (45°C) and T<sub>HOT</sub> (60°C) changes for every NTC, therefore the threshold values may need to be adjusted through I<sup>2</sup>C based on the supported NTC type.






図 7-8. TS Bias Functional Diagram

The BQ21061 supports by default the following thresholds for a 10-K $\Omega$  NTC.

**TEMPERATURE THRESHOLD** VTS (V) (°C) Open >0.9 Cold 0 0.585 Cool 10 0.514 Warm 45 0.265 Hot 60 0.185

表 7-4. TS Thresholds for 10-KΩ Thermistor with 3380 B-Constant

#### 7.3.12 I<sup>2</sup>C Interface

The BQ21061 device uses a fully compliant I<sup>2</sup>C interface to program and read control parameters, status bits, and so on. I<sup>2</sup>C is a 2-wire serial interface developed by Philips Semiconductor (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I<sup>2</sup>C compatible devices connect to the I<sup>2</sup>C bus through open drain I/O pins, SDA and SCL. A master device, usually a micro-controller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The BQ21061 works as a slave and supports the following data transfer modes, as defined in the I<sup>2</sup>C Bus Specification: standard mode (100 kbps) and fast mode (400 kbps). The interface adds flexibility to the battery charge solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements.

Register contents remain intact as long as VBAT or VIN voltages remains above their respective UVLO levels.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as the F/S-mode in this document. The BQ21061 device 7-bit address is 0×6B (shifted 8-bit address is 0xD6).

#### 7.3.12.1 F/S Mode Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in  $\boxtimes$  7-9. All I<sup>2</sup>C-compatible devices should recognize a start condition.

Submit Document Feedback




図 7-9. START and STOP Condition

The master then generates the SCL pulses, and transmits the 8-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see  $\boxtimes$  7-10). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see  $\boxtimes$  7-11) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.




図 7-10. Bit Transfer on the Serial Interface

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see  $\boxtimes$  7-9). This releases the bus and stops the communication link with the addressed slave. All I<sup>2</sup>C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and wait for a start condition followed by a matching address. If a transaction is terminated prematurely, the master needs to send a STOP condition to prevent the slave I<sup>2</sup>C logic from remaining in an incorrect state. Attempting to read data from register addresses not listed in this section will result in FFh being read out.






図 7-11. Acknowledge on the I<sup>2</sup>C Bus




図 7-12. Bus Protocol

#### 7.4 Device Functional Modes

The BQ21061 has four main modes of operation: Active Battery Mode, Low Power Mode and Ship Mode which are battery only modes and Charge/Adapter Mode when a supply is connected to IN. 表 7-5 below summarizes the functions that are active for each operation mode. Each mode is discussed in further detail in the following sections in addition to the device's power-up/down sequences.

表 7-5. Function Availability Based on Primary Mode of Operation

FUNCTION	CHARGE/ ADAPTER MODE	SHIP MODE	LOW POWER MODE	ACTIVE BATTERY MODE
VOVP	Yes	No	Yes	Yes
VUVLO	Yes	Yes	Yes	Yes
BATOCP	Yes	No	No	Yes
BATUVLO	Yes	No	Yes	Yes
VINDPM	If enabled	No	No	No
DPPM	If enabled	No	No	No
VDD	Yes	No	Yes	Yes
LS/LDO	Yes	No	If enabled	If enabled
BATFET	Yes	No	Yes	Yes
TS Measurement	Yes	No	No	If enabled
Battery Changing	If enabled	No	No	No
ILIM	Yes (Register Value)	No	No	No
MR input	Yes	Yes	Yes	Yes
TP input	No	No	Yes	Yes
ĪNT output	Yes	No	No	Yes
I <sup>2</sup> C	Yes	No	No	Yes
CE input	Yes	No	No	No

# 7.4.1 Ship Mode

Ship Mode is the lowest quiescent current state for the device. Ship Mode latches off the device and BAT FET until  $V_{IN} > V_{UVLO}$  or the  $\overline{MR}$  button is depressed for  $t_{WAKE1}$  and released. Ship mode can be entered regardless of the state of  $\overline{CE}$ . The device will also enter Ship Mode upon battery insertion when no valid VIN is present. If the EN\_SHIPMODE is written to a 1 while a valid input supply is connected, the device will wait until the IN supply is removed to enter ship mode. If the  $\overline{MR}$  pin is held low when the EN\_SHIPMODE bit is set, the device will wait until the  $\overline{MR}$  pin goes high before entering Ship Mode.  $\boxed{3}$  7-13 shows this behavior. The battery voltage must be above the maximum programmable  $V_{BATUVLO}$  threshold in order to exit Ship Mode with  $\overline{MR}$  press. The EN\_SHIPMODE bit can be cleared using the I²C interface while the VIN input is valid. The EN\_SHIPMODE bit is not cleared upon the I²C watchdog expiring, this means that if watchdog timer fault occurs while the EN\_SHIPMODE bit is set and the device is waiting to go into Ship Mode because  $V_{IN}$  is present or  $\overline{MR}$  is low, the device will still proceed to go into Ship Mode once those conditions are cleared.






図 7-13. Ship Mode Entry Based On EN\_SHIPMODE bit

#### 7.4.2 Low Power

Low Power mode is a low quiescent current state while operating from the battery. The device will operate in low power mode when the  $\overline{LP}$  pin is set low,  $V_{IN} < V_{UVLO}$ ,  $\overline{MR}$  pin is high and all I²C transactions and interrupts that started while in the Active Battery or Charging Modes have been completed and sent. During LP mode the VDD output is powered by BAT, the  $\overline{MR}$  inputs are active and the I²C is disabled. All other circuits, such as oscillators, are in a low power or off state. The LS/LDO outputs will remain in the state set by the EN\_LS\_LDO bit prior to entering Low Power Mode. The device exits LP Mode when the  $\overline{LP}$  pin is set high or  $V_{IN} > V_{IJVIO}$ .

In the case that a faulty adapter with  $V_{IN} > V_{OVP}$  is connected to the device while  $\overline{LP}$  pin is low, the device will be powered from the battery, but will operate in Active battery mode instead of Low Power mode regardless of the  $\overline{LP}$  pin state.

When  $\overline{MR}$  is held low while  $\overline{LP}$  is low, the device will enter Active Battery Mode, this allows for the internal clocks of the device to be running and allow the  $\overline{MR}$  long button press HW reset. I<sup>2</sup>C operation is also possible during this condition. Note that as soon as the  $\overline{MR}$  input is released and goes high, the device will go back to LP Mode tuning off all clocks. Note that if a HW reset has occurred while  $\overline{LP}$  is low,  $\overline{MR}$  must remain low until the power cycle has completed (PMID and LDO enable) to allow completion of the power up sequence.

### 7.4.3 Active Battery

If only battery is connected and the battery voltage goes below  $V_{BATUVLO}$ , the battery discharge FET is turned off. To provide designers the most flexibility in optimizing their system, an adjustable BATUVLO is provided. Deeper discharge of the battery enables longer times between charging, but may shorten the battery life. The BATUVLO is adjustable with a fixed 150-mV hysteresis.

### 7.4.4 Charger/Adapter Mode

This mode is active when  $V_{IN} > V_{UVLO}$ . If the supply at IN is valid and above the  $V_{IN\_DPM}$  level, PMID will be powered by the supply connected to IN. The device will charge the battery, if charging is enabled, until termination has occurred.

#### 7.4.5 Power-Up/Down Sequencing

The power-up and power-down sequences for the BQ21061 are shown below. Upon  $V_{IN}$  insertion, VIN>  $V_{UVLO}$ , the device wakes up, powering the VDD rail. If  $V_{IN} > V_{BAT} + V_{SLP}$  and  $V_{IN} < V_{OVP}$ , PMID will be powered by VIN and if  $V_{IN} > V_{IN}$  ppm charging will start if enabled.

Submit Document Feedback

In the case where  $V_{IN}$  <  $V_{UVLO}$  and the battery is inserted ( $V_{BAT}$  >  $V_{BATUVLO}$ ), the device will immediately enter Ship Mode unless  $\overline{MR}$  is held low. Upon battery insertion the VDD rail will come up to allow the device to check the  $\overline{MR}$  state and if  $\overline{MR}$  is high VDD will immediately be disabled and the device will enter Ship Mode. If  $\overline{MR}$  is low, the device will start the WAKE timer and power up PMID and other rails if  $\overline{MR}$  is held low for longer than  $t_{WAKE1}$ .




図 7-14. BQ21061 Wake-Up Upon Supply Insertion




図 7-15. BQ21061 Wake-Up Upon Battery Insertion



# 7.5 Register Map

The device 7-bit address I<sup>2</sup>C is 0x6B (shifted 8-bit address is 0xD6).

### 7.5.1 I<sup>2</sup>C Registers

 $\frac{1}{2}$  7-6 lists the memory-mapped registers for the I<sup>2</sup>C registers. All register offset addresses not listed in  $\frac{1}{2}$  7-6 should be considered as reserved locations and the register contents should not be modified.

表 7-6. I<sup>2</sup>C Registers

Address	Acronym	Register Name	Section
0x0	STAT0	Charger Status 0	Go
0x1	STAT1	Charger Status 1	Go
0x2	STAT2	Status 2	Go
0x3	FLAG0	Charger Flags 0	Go
0x4	FLAG1	Charger Flags 1	Go
0x5	FLAG2	Flags 2	Go
0x6	FLAG3	Timer Flags	Go
0x7	MASK0	Interrupt Masks 0	Go
0x8	MASK1	Interrupt Masks 1	Go
0x9	MASK2	Interrupt Masks 2	Go
0xA	MASK3	Interrupt Masks 3	Go
0x12	VBAT_CTRL	Battery Voltage Control	Go
0x13	ICHG_CTRL	Fast Charge Current Control	Go
0x14	PCHRGCTRL	Pre-Charge Current Control	Go
0x15	TERMCTRL	Termination Current Control	Go
0x16	BUVLO	Battery UVLO and Current Limit Control	Go
0x17	CHARGERCTRL0	Charger Control 0	Go
0x18	CHARGERCTRL1	Charger Control 1	Go
0x19	ILIMCTRL	Input Current Limit Control	Go
0x1D	LDOCTRL	LDO Control	Go
0x30	MRCTRL	MR Control	Go
0x35	ICCTRL0	IC Control 0	Go
0x36	ICCTRL1	IC Control 1	Go
0x37	ICCTRL2	IC Control 2	Go
0x61	TS_FASTCHGCTRL	TS Charge Control	Go
0x62	TS_COLD	TS Cold Threshold	Go
0x63	TS_COOL	TS Cool Threshold	Go
0x64	TS_WARM	TS Warm Threshold	Go
0x65	TS_HOT	TS Hot Threshold	Go
0x6F	DEVICE_ID	Device ID	Go

Complex bit access types are encoded to fit into small table cells.  $\frac{1}{2}$  7-7 shows the codes that are used for access types in this section.

表 7-7. I<sup>2</sup>C Access Type Codes

27 711 6 700000 13p0 60000					
Access Type Code		Description			
Read Type					
R	R	Read			
RC	C R	to Clear Read			

Submit Document Feedback



表 7-7. I<sup>2</sup>C Access Type Codes (continued)

Access Type	Code	Description				
Write Type						
W	W	Write				
Reset or Default	Value					
-n		Value after reset or the default value				

# 7.5.1.1 STAT0 Register (Address = 0x0) [reset = X]

STAT0 is shown in  $ext{ <math> ext{ } e$ 

Return to Summary Table.

### 図 7-16. STAT0 Register

				_			
7	6	5	4	3	2	1	0
RESERVED	CHRG_CV_ST AT	CHARGE_DON E_STAT	IINLIM_ACTIVE _STAT	VDPPM_ACTIV E_STAT	VINDPM_ACTI VE_STAT	THERMREG_A CTIVE_STAT	VIN_PGOOD_S TAT
R-X	R-X	R-X	R-X	R-X	R-X	R-X	R-X

表 7-8. STAT0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R	X	Reserved
6	CHRG_CV_STAT	R	X	Constant Voltage Charging Mode (Taper Mode) Status 1b0 = Not Active 1b1 = Active
5	CHARGE_DONE_STAT	R	Х	Charge Done Status 1b0 = Not Active 1b1 = Active
4	IINLIM_ACTIVE_STAT	R	Х	Input Current Limit Status 1b0 = Not Active 1b1 = Active
3	VDPPM_ACTIVE_STAT	R	Х	DPPM Status 1b0 = Not Active 1b1 = Active
2	VINDPM_ACTIVE_STAT	R	Х	VINDPM Status 1b0 = Not Active 1b1 = Active
1	THERMREG_ACTIVE_ST AT	R	Х	Thermal Regulation Status 1b0 = Not Active 1b1 = Active
0	VIN_PGOOD_STAT	R	Х	VIN Power Good Status .  1b0 = Not Good  1b1 = V <sub>IN</sub> > V <sub>UVLO</sub> and V <sub>IN</sub> > V <sub>BAT</sub> + V <sub>SLP</sub> and V <sub>IN</sub> < V <sub>OVP</sub>

# 7.5.1.2 STAT1 Register (Address = 0x1) [reset = X]

STAT1 is shown in 図 7-17 and described in 表 7-9.

Return to Summary Table.

### 図 7-17. STAT1 Register

7	6	5	4	3	2	1	0
VIN_OVP_FAU LT_STAT	RESERVED	BAT_OCP_FAU LT_STAT	BAT_UVLO_FA ULT_STAT	TS_COLD_STA T	TS_COOL_STA T	TS_WARM_ST AT	TS_HOT_STAT
R-X	R-X	R-X	R-X	R-X	R-X	R-X	R-X

# 表 7-9. STAT1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	VIN_OVP_FAULT_STAT	R	X	VIN Overvoltage Status 1b0 = Not Active 1b1 = Active
6	RESERVED	R	Х	Reserved
5	BAT_OCP_FAULT_STAT	R	Х	Battery Over-Current Protection Status  1b0 = Not Active  1b1 = Active
4	BAT_UVLO_FAULT_STAT	R	Х	Battery voltage below BATUVLO Level Status  1b0 = V <sub>BAT</sub> > V <sub>BATUVLO</sub> 1b1 = V <sub>BAT</sub> < V <sub>BATUVLO</sub>
3	TS_COLD_STAT	R	Х	TS Cold Status - V <sub>TS</sub> > V <sub>COLD</sub> (charging suspended) 1b0 = Not Active 1b1 = Active
2	TS_COOL_STAT	R	Х	TS Cool Status - V <sub>COOL</sub> < V <sub>TS</sub> < V <sub>COLD</sub> (charging current reduced by value set by TS_Registers)  1b0 = Not Active  1b1 = Active
1	TS_WARM_STAT	R	X	TS Warm - V <sub>WARM</sub> > V <sub>TS</sub> >V <sub>HOT</sub> (charging voltage reduced by value set by TS_Registers) 1b0 = Not Active 1b1 = Active
0	TS_HOT_STAT	R	Х	TS Hot Status - V <sub>TS</sub> < V <sub>HOT</sub> (charging suspended) 1b0 = Not Active 1b1 = Active

# 7.5.1.3 STAT2 Register (Address = 0x2) [reset = X]

STAT2 is shown in  $\boxtimes$  7-18 and described in  $\textcircled{\pi}$  7-10.

Return to Summary Table.

#### 図 7-18. STAT2 Register

7	6	5	4	3	2	1	0
			RESERVED				TS_OPEN_STA T
R-X	R-X	R-X	R-X		R-X		R-X

# 表 7-10. STAT2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED	R	X	Reserved

32 Submit Document Feedback



表 7-10. STAT2 Register Field Descriptions (continued)

E	Bit	Field	Туре	Reset	Description
3	i-1	RESERVED	R	X	Reserved
	0	TS_OPEN_STAT	R		TS Open Status  1b0 = V <sub>TS</sub> < V <sub>OPEN</sub> 1b1 = V <sub>TS</sub> > V <sub>OPEN</sub>

# 7.5.1.4 FLAG0 Register (Address = 0x3) [reset = 0x0]

FLAG0 is shown in 図 7-19 and described in 表 7-11.

Return to Summary Table.

Clear on Read

#### 図 7-19. FLAG0 Register

			-				
7	6	5	4	3	2	1	0
RESERVED	CHRG_CV_FL AG	CHARGE_DON E_FLAG	IINLIM_ACTIVE _FLAG	VDPPM_ACTIV E_FLAG	VINDPM_ACTI VE_FLAG	THERMREG_A CTIVE_FLAG	VIN_PGOOD_F LAG
RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0

表 7-11. FLAG0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
			1 1 1 1 1	•
7	RESERVED	RC	1b0	Reserved
6	CHRG_CV_FLAG			Constant Voltage Charging Mode (Taper Mode) Flag 1b0 = CV Mode Entry not detected 1b1 = CV Mode Entry detected
5	CHARGE_DONE_FLAG			Charge Done Flag 1b0 = Charge Done (Termination) not detected 1b1 = Charge Done (Termination) detected
4	IINLIM_ACTIVE_FLAG	RC	1b0	Input Current Limit Flag 1b0 = Input Current Limit not detected 1b1 = Input Current Limit detected
3	VDPPM_ACTIVE_FLAG	RC	1b0	DPPM Flag 1b0 = DPPM operation not detected 1b1 = DPPM operation detected
2	VINDPM_ACTIVE_FLAG	RC	1b0	VINDPM Flag 1b0 = VINDPM operation not detected 1b1 = VIINDPM operation detected
1	THERMREG_ACTIVE_FL AG	RC	1b0	Thermal Regulation Flag 1b0 = Thermal Regulation not detected 1b1 = Thermal Regulation detected
0	VIN_PGOOD_FLAG	RC	1b0	VIN Power Good Flag . Interrupt will not be sent if device powers up with VIN_PGOOD condition and $V_{BAT} < V_{BATUVLO}$ 1b0 = No change in VIN Power Good Status 1b1 = Change in VIN Power Good Status detected.

Product Folder Links: BQ21061

# 7.5.1.5 FLAG1 Register (Address = 0x4) [reset = 0x0]

FLAG1 is shown in 図 7-20 and described in 表 7-12.

Return to Summary Table.



#### Clear on Read

# 図 7-20. FLAG1 Register

7	6	5	4	3	2	1	0
VIN_OVP_FAU LT_FLAG	RESERVED	BAT_OCP_FAU LT_FLAG	BAT_UVLO_FA ULT_FLAG	TS_COLD_FLA G	TS_COOL_FLA G	TS_WARM_FL AG	TS_HOT_FLAG
RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0

表 7-12. FLAG1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	VIN_OVP_FAULT_FLAG	RC	1b0	VIN Over Voltage Fault Flag 1b0 = No overvoltage condition detected 1b1 = VIN overvoltage condition detected
6	RESERVED	RC	1b0	Reserved
5	BAT_OCP_FAULT_FLAG	RC	1b0	Battery Over Current Protection Flag  1b0 = No Battery Over Current condition detected  1b1 = Battery Over Current condition detected
4	BAT_UVLO_FAULT_FLAG	RC	1b0	Battery Under Voltage Flag  1b0 = Battery below BATUVLO condition detected  1b1 = No Battery below BATUVLO condition detected
3	TS_COLD_FLAG	RC	1b0	TS Cold Region Entry Flag  1b0 = TS Cold Region Entry not detected  1b1 = TS Cold Region Entry detected
2	TS_COOL_FLAG	RC	1b0	TS Cool Region Entry Flag 1b0 = TS Cool Region Entry not detected 1b1 = TS Co0l Region Entry detected
1	TS_WARM_FLAG	RC	1b0	TS Warm Region Entry Flag 1b0 = TS Warm Region Entry not detected 1b1 = TS Warm Region Entry detected
0	TS_HOT_FLAG	RC	1b0	TS Hot Region Entry Flag  1b0 = TS Hot Region Entry not detected  1b1 = TS Hot Region Entry detected

### 7.5.1.6 FLAG2 Register (Address = 0x5) [reset = 0x0]

FLAG2 is shown in 図 7-21 and described in 表 7-13.

Return to Summary Table.

Clear on Read

## 図 7-21. FLAG2 Register

7	6	5	4	3	2	1	0
			RESERVED				TS_OPEN_FLA G
RC-1b0	RC-1b0	RC-1b0	RC-1b0		RC-3b000		RC-1b0

# 表 7-13. FLAG2 Register Field Descriptions

	Bit	Field	Туре	Reset	Description
Ī	7-4	RESERVED	R	X	Reserved
Ī	3-1	RESERVED	RC	3b000	Reserved

Submit Document Feedback

表 7-13. FLAG2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	TS_OPEN_FLAG	RC	1b0	TS Open Flag 1b0 = No TS Open fault detected 1b1 = TS Open fault detected

### 7.5.1.7 FLAG3 Register (Address = 0x6) [reset = 0x0]

FLAG3 is shown in 図 7-22 and described in 表 7-14.

Return to Summary Table.

Clear on Read

### 図 7-22. FLAG3 Register

7	6	5	4	3	2	1	0
RESERVED	WD_FAULT_FL AG	SAFETY_TMR_ FAULT_FLAG	LDO_OCP_FA ULT_FLAG	RESERVED	MRWAKE1_TI MEOUT_FLAG	MRWAKE2_TI MEOUT_FLAG	MRRESET_WA RN_FLAG
RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0	RC-1b0

### 表 7-14. FLAG3 Register Field Descriptions

2. This Extension From Description							
Bit	Field	ield Type Reset D		Description			
7	RESERVED	RC	1b0	Reserved			
6	WD_FAULT_FLAG	RC	1b0	Watchdog Fault Flag  1b0 = Watchdog Timer not expired  1b1 = Watchdog Timer expired			
5	SAFETY_TMR_FAULT_F LAG	RC	1b0	Safety Timer Fault Flag  1b0 = Safety Timer not expired  1b1 = Safety Timer Expired			
4	LDO_OCP_FAULT_FLAG	RC	1b0	LDO Over Current Fault  1b0 = LDO Normal  1b1 = LDO Over current fault detected			
2	MRWAKE1_TIMEOUT_FL AG	RC	1b0	MR Wake 1 Timer Flag  1b0 = MR Wake 1 timer not expired  1b1 = MR Wake 1 timer expired			
1	MRWAKE2_TIMEOUT_FL AG	RC	1b0	MR Wake 2 Timer Flag  1b0 = MR Wake 2 timer not expired  1b1 = MR Wake 2 timer expired			
0	MRRESET_WARN_FLAG	RC	1b0	MR Reset Warn Timer Flag 1b0 = MR Reset Warn timer not expired 1b1 = MR Reset Warn timer expired			

# 7.5.1.8 MASK0 Register (Address = 0x7) [reset = 0x0]

MASK0 is shown in  $\boxtimes$  7-23 and described in  $\not\equiv$  7-15.

Return to Summary Table.

# 図 7-23. MASK0 Register

7	6	5	4	3	2	1	0
RESERVED	CHRG_CV_MA SK	CHARGE_DON E_MASK	IINLIM_ACTIVE _MASK	VDPPM_ACTIV E_MASK	VINDPM_ACTI VE_MASK	THERMREG_A CTIVE_MASK	VIN_PGOOD_ MASK
R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0

Product Folder Links: BQ21061

# 図 7-23. MASK0 Register (continued)

### 表 7-15. MASK0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	1b0	Reserved 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
6	CHRG_CV_MASK	R/W	1b0	Mask for CHRG_CV interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
5	CHARGE_DONE_MASK	R/W	1b0	Mask for CHARGE_DONE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
4	IINLIM_ACTIVE_MASK	R/W	1b0	Mask for IINLIM_ACTIVE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
3	VDPPM_ACTIVE_MASK	R/W	1b0	Mask for VDPPM_ACTIVE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
2	VINDPM_ACTIVE_MASK	R/W	1b0	Mask for VINDPM_ACTIVE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
1	THERMREG_ACTIVE_M ASK	R/W	1b0	Mask for THERMREG_ACTIVE interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
0	VIN_PGOOD_MASK	R/W	1b0	Mask for VIN_PGOOD interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked

# 7.5.1.9 MASK1 Register (Address = 0x8) [reset = 0x0]

MASK1 is shown in  $ext{ } ext{ }$ 

Return to Summary Table.

Submit Document Feedback

### 図 7-24. MASK1 Register

7	6	5	4	3	2	1	0
VIN_OVP_FAU LT_MASK	RESERVED	BAT_OCP_FAU LT_MASK	BAT_UVLO_FA ULT_MASK	TS_COLD_MA SK	TS_COOL_MA SK	TS_WARM_MA SK	TS_HOT_MAS K
R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0

# 表 7-16. MASK1 Register Field Descriptions

	<u> </u>							
Bit	Field	Туре	Reset	Description				
7	VIN_OVP_FAULT_MASK	R/W	1b0	Mask for VIN_OVP_FAULT interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked				
6	RESERVED	R/W	1b0	Reserved				
5	BAT_OCP_FAULT_MASK	R/W	1b0	Mask for BAT_OCP_FAULT interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked				

Product Folder Links: BQ21061

English Data Sheet: SLUSDU0

表 7-16. MASK1 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
4	BAT_UVLO_FAULT_MAS K	R/W	1b0	Mask for BAT_UVLO_FAULT interrupt  1b0 = Interrupt Not Masked  1b1 = Interrupt Masked
3	TS_COLD_MASK	R/W	1b0	Mask for TS_COLD interrupt  1b0 = Interrupt Not Masked  1b1 = Interrupt Masked
2	TS_COOL_MASK	R/W	1b0	Mask for TS_COOL interrupt  1b0 = Interrupt Not Masked  1b1 = Interrupt Masked
1	TS_WARM_MASK	R/W	1b0	Mask for TS_WARM interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
0	TS_HOT_MASK	R/W	1b0	Mask for TS_HOT interrupt  1b0 = Interrupt Not Masked  1b1 = Interrupt Masked

# 7.5.1.10 MASK2 Register (Address = 0x9) [reset = 0x71]

MASK2 is shown in 図 7-25 and described in 表 7-17.

Return to Summary Table.

### 図 7-25. MASK2 Register

7	6	5	4	3	2	1	0
			RESERVED				TS_OPEN_MA SK
R/W-1b0	R/W-1b1	R/W-1b1	R/W-1b1		R/W-3b000		R/W-1b1

### 表 7-17. MASK2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R	Х	Reserved
6	RESERVED	R	X	Reserved
5	RESERVED	R	Х	Reserved
4	RESERVED	R	Х	Reserved
3-1	RESERVED	R/W	3b000	Reserved
0	TS_OPEN_MASK	R/W	1b1	Mask for TS_OPEN Interrupt  1b0 = Interrupt Not Masked  1b1 = Interrupt Masked

# 7.5.1.11 MASK3 Register (Address = 0xA) [reset = 0x0]

MASK3 is shown in  $\boxtimes$  7-26 and described in  $\not\equiv$  7-18.

Return to Summary Table.

#### 図 7-26. MASK3 Register

				or to ranginator			
7	6	5	4	3	2	1	0
RESERVED	WD_FAULT_M ASK	SAFETY_TMR_ FAULT_MASK	LDO_OCP_FA ULT_MASK	RESERVED	MRWAKE1_TI MEOUT_MASK	MRWAKE2_TI MEOUT_MASK	MRRESET_WA RN_MASK
R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0

Product Folder Links: BQ21061



#### 図 7-26. MASK3 Register (continued)

#### 表 7-18. MASK3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	1b0	Reserved
6	WD_FAULT_MASK	R/W	1b0	Mask for WD_FAULT Interrupt  1b0 = Interrupt Not Masked  1b1 = Interrupt Masked
5	SAFETY_TMR_FAULT_M ASK	R/W	1b0	Mask for SAFETY_TIMER_FAULT Interrupt  1b0 = Interrupt Not Masked  1b1 = Interrupt Masked
4	LDO_OCP_FAULT_MASK	R/W	1b0	Mask for LDO_OCP_FAULT Interrupt 1b0 = Interrupt Not Masked 1b1 = Interrupt Masked
3	RESERVED	R/W	1b0	Reserved
2	MRWAKE1_TIMEOUT_M ASK	R/W	1b0	Mask for MRWAKE1_TIMEOUT Interrupt  1b0 = Interrupt Not Masked  1b1 = Interrupt Masked
1	MRWAKE2_TIMEOUT_M ASK	R/W	1b0	Mask for MRWAKE2_TIMEOUT Interrupt  1b0 = Interrupt Not Masked  1b1 = Interrupt Masked
0	MRRESET_WARN_MASK	R/W	1b0	Mask for MRRESET_WARN Interrupt  1b0 = Interrupt Not Masked  1b1 = Interrupt Masked

# 7.5.1.12 VBAT\_CTRL Register (Address = 0x12) [reset = 0x3C]

VBAT\_CTRL is shown in 図 7-27 and described in 表 7-19.

Return to Summary Table.

### 図 7-27. VBAT\_CTRL Register

7	6	5	4	3	2	1	0
RESERVED				VBAT_REG_6:0			
R/W-1b0				R/W-7b0111100			

### 表 7-19. VBAT\_CTRL Register Field Descriptions


Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	1b0	Reserved
6-0	VBAT_REG_6:0	R/W	7b0111100	Battery Regulation Voltage (4.2 V default)  VBATREG = 3.6 V + VBAT_REG code x 10 mV  If a value greater than 4.6 V is written, the setting will go to 4.6 V

# 7.5.1.13 ICHG\_CTRL Register (Address = 0x13) [reset = 0x8]

ICHG\_CTRL is shown in 図 7-28 and described in 表 7-20.

Return to Summary Table.

#### 図 7-28. ICHG\_CTRL Register



Product Folder Links: BQ21061

Submit Document Feedback

# 図 7-28. ICHG\_CTRL Register (continued)

R/W-8b00001000

#### 表 7-20. ICHG\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	ICHG_7:0	R/W	8b00001000	Fast Charge Current (10 mA default)
	_			Fast Charge Current = 1.25 mA x ICHG code (ICHARGE_RANGE =
				0)
				Fast Charge Current = 2.5 mA x ICHG code (ICHARGE_RANGE =
				1)

## 7.5.1.14 PCHRGCTRL Register (Address = 0x14) [reset = 0x2]

PCHRGCTRL is shown in 図 7-29 and described in 表 7-21.

Return to Summary Table.

### 図 7-29. PCHRGCTRL Register

				- 3			
7	6	5	4	3	2	1	0
ICHARGE_RAN GE	RESE	RVED			IPRECHG_4:0		
R/W-1b0	R/W	-2b00			R/W-5b00010		

#### 表 7-21. PCHRGCTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	ICHARGE_RANGE	R/W 1b0		Charge Current Step 1b0 = 1.25 mA step (318.75 mA max charge current) 1b1 = 2.5 mA step (500 mA max charge current)
6-5	RESERVED	R/W	2b00	Reserved
4-0	IPRECHG_4:0	R/W	5b00010	Pre-Charge Current (2.5 mA default) Pre-Charge Current = 1.25 mA x IPRECHG code (ICHARGE_RANGE = 0) Pre-Charge Current = 2.5 mA x IPRECHG code (ICHARGE_RANGE = 1)

#### 7.5.1.15 TERMCTRL Register (Address = 0x15) [reset = 0x14]

TERMCTRL is shown in 図 7-30 and described in 表 7-22.

Return to Summary Table.

#### 図 7-30. TERMCTRL Register

7	6	5	4	3	2	1	0
RESERVED				ITERM_4:0			TERM_DISABL E
R/W	-2b00			R/W-5b01010			R/W-1b0

#### 表 7-22. TERMCTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	2b00	Reserved



# 表 7-22. TERMCTRL Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
5-1	ITERM_4:0	R/W	5b01010	Termination Current (10% of ICHRG default) Programmable Range = 1% to 31% of ICHRG 5b00000 = Do not Use 5b00001 = 1% of ICHRG 5b00010 = 2% of ICHRG 5b00100 = 4% of ICHRG 5b01000 = 8% of ICHRG 5b10000 = 16% of ICHRG
0	TERM_DISABLE	R/W	1b0	Termination Disable  1b0 = Termination Enabled  1b1 = Termination Disabled

### 7.5.1.16 BUVLO Register (Address = 0x16) [reset = 0x0]

BUVLO is shown in 図 7-31 and described in 表 7-23.

Return to Summary Table.

# 図 7-31. BUVLO Register

7	6	5	4	3	2	1	0
RESE	RVED	VLOWV_SEL	IBAT_OCF	P_ILIM_1:0		BUVLO_2:0	
R/W-2	2b00	R/W-1b0	R/W-	-2b00		R/W-3b000	

#### 表 7-23. BUVLO Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	RESERVED	R/W	2b00	Reserved
5	VLOWV_SEL	R/W	1b0	Pre-charge to Fast Charge Threshold 1b0 = 3.0 V 1b1 = 2.8 V
4-3	IBAT_OCP_ILIM_1:0	R/W  2b00  Battery Over-Current Protection Threshold  2b00 = 1200 mA  2b01 = 1500 mA  2b10 = Disabled  2b11 = Disabled  2b10  Rattery LIVI O Voltage		2b00 = 1200 mA 2b01 = 1500 mA 2b10 = Disabled
2-0	BUVLO_2:0	R/W	3b000	Battery UVLO Voltage 3b000 = 3.0 V 3b001 = 3.0 V 3b010 = 3.0 V 3b011 = 2.8 V 3b100 = 2.6 V 3b101 = 2.4 V 3b110 = 2.2 V 3b111 = Disabled

### 7.5.1.17 CHARGERCTRL0 Register (Address = 0x17) [reset = 0x82]

CHARGERCTRL0 is shown in 図 7-32 and described in 表 7-24.

Return to Summary Table.

Submit Document Feedback



### 図 7-32. CHARGERCTRL0 Register

7	6	5	4	3	2	1	0
TS_EN	TS_CONTROL _MODE	VRH_THRESH	WATCHDOG_D ISABLE	2XTMR_EN	SAFETY_TIME	R_LIMIT_1:0	RESERVED
R/W-1b1	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0	R/W-2	2b01	R/W-1b0

### 表 7-24. CHARGERCTRL0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	TS_EN	R/W	1b1	TS Function Enable 1b0 = TS function disabled (Only charge control is disabled. TS_OPEN detection and TS ADC monitoring remain enabled) 1b1 = TS function enabled
6	TS_CONTROL_MODE	R/W	1b0	TS Function Control Mode  1b0 = Custom (JEITA)  1b1 = Disable charging on HOT/COLD Only
5	VRH_THRESH	R/W	1b0	Recharge Voltage Threshold 1b0 = 140 mV 1b1 = 200 mV
4	WATCHDOG_DISABLE	R/W	1b0	Watchdog Timer Disable 1b0 = Watchdog timer enabled 1b1 = Watchdog timer disabled
3	2XTMR_EN	R/W	1b0	Enable 2X Safety Timer  1b0 = The timer is not slowed at any time  1b1 = The timer is slowed by 2x when in any control other than CC or CV
2-1	SAFETY_TIMER_LIMIT_1:0	R/W	2b01	Charger Safety Timer 2b00 = 3 Hr Fast Charge 2b01 = 6 Hr Fast Charge 2b10 = 12 Hr Fast Charge 2b11 = Disabled
0	RESERVED	R/W	1b0	Reserved

# 7.5.1.18 CHARGERCTRL1 Register (Address = 0x18) [reset = 0xC2]

Return to Summary Table.

### 図 7-33. CHARGERCTRL1 Register

7	6	5	4	3	2	1	0	
VINDPM_DIS		VINPDM_2:0		DPPM_DIS	THERM_REG_2:0			
R/W-1b1		R/W-3b100		R/W-1b0		R/W-3b010		

### 表 7-25. CHARGERCTRL1 Register Field Descriptions

Bit	Field	d	Type Reset		Description
7	VINI	DPM_DIS	R/W	1b1	Disable VINDPM Function  1b0 = VINDPM Enabled  1b1 = VINDPM Disabled



# 表 7-25. CHARGERCTRL1 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description (Continuous)
6-4	VINPDM_2:0	R/W	3b100	VINDPM Level Selection
				3b000 = 4.2 V
				3b001 = 4.3 V
				3b010 = 4.4 V
				3b011 = 4.5 V
				3b100 = 4.6 V
				3b101 = 4.7 V
				3b110 = 4.8 V
				3b111 = 4.9 V
3	DPPM_DIS	R/W	1b0	DPPM Disable
				1b0 = DPPM function enabled
				1b1 = DPPM function disabled
2-0	THERM_REG_2:0	R/W	3b010	Thermal Charge Current Foldback Threshold
				3b000 = 80°C
				3b001 = 85°C
				3b010 = 90°C
				3b011 = 95°C
				3b100 = 100°C
				3b101 = 105°C
				3b110 = 110°C
				3b111 = Disabled

# 7.5.1.19 ILIMCTRL Register (Address = 0x19) [reset = 0x6]

ILIMCTRL is shown in 図 7-34 and described in 表 7-26.

Return to Summary Table.

#### 図 7-34. ILIMCTRL Register



### 表 7-26. ILIMCTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R/W	5b00000	Reserved
2-0	ILIM_2:0	R/W	3b110	Input Current Limit Level Selection 3b000 = 50 mA 3b001 = 100 mA 3b010 = 150 mA 3b011 = 200 mA 3b100 = 300 mA 3b101 = 400 mA 3b110 = 500 mA
				3b111 = 600 mA

### 7.5.1.20 LDOCTRL Register (Address = 0x1D) [reset = 0xB0]

LDOCTRL is shown in 図 7-35 and described in 表 7-27.

Return to Summary Table.



### 図 7-35. LDOCTRL Register

7	6	5	4	3	2	1	0
EN_LS_LDO			VLDO_4:0			LDO_SWITCH_ CONFG	RESERVED
R/W-1b1			R/W-5b01100			R/W-1b0	R/W-1b0

表 7-27. LDOCTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description		
7	EN_LS_LDO	R/W 1b1		LS/LDO Enable  1b0 = Disable LS/LDO  1b1 = Enable LS/LDO		
6-2	VLDO_4:0	R/W	5b01100	LDO output voltage setting (1.8 V default) LDO Voltage = 600 mV + VLDO Code x 100 mV		
1	LDO_SWITCH_CONFG	R/W	1b0	LDO / Load Switch Configuration Select 1b0 = LDO 1b1 = Load Switch		
0	RESERVED	R/W	1b0	Reserved		

# 7.5.1.21 MRCTRL Register (Address = 0x30) [reset = 0x2A]

MRCTRL is shown in 図 7-36 and described in 表 7-28.

Return to Summary Table.

### 図 7-36. MRCTRL Register

7	6	5	4	3	2	1	0
MR_RESET_VI N	MR_WAKE1_TI MER	MR_WAKE2_TI MER	MR_RESET_	_WARN_1:0	MR_HW_R	ESET_1:0	RESERVED
R/W-1b0	R/W-1b0	R/W-1b1	R/W-	2b01	R/W-2	2b01	R/W-1b0

# 表 7-28. MRCTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	MR_RESET_VIN	R/W	1b0	VIN Power Good gated MR Reset Enable 1b0 = Reset sent when /MR reset time is met regardless of VIN state 1b1 = Reset sent when MR reset is met and Vin is valid
6	MR_WAKE1_TIMER	R/W	1b0	Wake 1 Timer setting 1b0 = 125 ms 1b1 = 500 ms
5	MR_WAKE2_TIMER	R/W	1b1	Wake 2 Timer setting 1b0 = 1 s 1b1 = 2 s
4-3	MR_RESET_WARN_1:0	R/W	2b01	MR Reset Warn Timer setting 2b00 = MR_HW_RESET - 0.5 s 2b01 = MR_HW_RESET - 1.0 s 2b10 = MR_HW_RESET - 1.5 s 2b11 = MR_HW_RESET - 2.0 s
2-1	MR_HW_RESET_1:0	R/W	2b01	MR HW Reset Timer setting 2b00 = 4 s 2b01 = 8 s 2b10 = 10 s 2b11 = 14 s



表 7-28. MRCTRL Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	RESERVED	R/W	1b0	Reserved

# 7.5.1.22 ICCTRL0 Register (Address = 0x35) [reset = 0x10]

ICCTRL0 is shown in 図 7-37 and described in 表 7-29.

Return to Summary Table.

# 図 7-37. ICCTRL0 Register

7	6	5	4	3	2	1	0
EN_SHIP_MOD E	RESERVED	AUTOWA	AUTOWAKE_1:0		GLOBAL_INT_ MASK	HW_RESET	SW_RESET
R/W-1b0	R/W-1b0	R/W-2	b01	R/W-1b0	R/W-1b0	R/W-1b0	R/W-1b0

### 表 7-29. ICCTRL0 Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7	EN_SHIP_MODE	R/W	1b0	Ship Mode Enable 1b0 = Normal operation 1b1 = Enter Ship Mode when VIN is not valid and /MR is high	
6	RESERVED	R/W	1b0	Reserved	
5-4	AUTOWAKE_1:0	R/W	2b01	Auto-wakeup Timer (TRESTART) for /MR HW Reset 2b00 = 0.6 s 2b01 = 1.2 s 2b10 = 2.4 s 2b11 = 5 s	
3	RESERVED	R/W	1b0	Reserved	
2	GLOBAL_INT_MASK	R/W	1b0	Global Interrupt Mask 1b0 = Normal Operation 1b1 = Mask all interrupts	
1	HW_RESET	R/W	1b0	HW Reset  1b0 = Normal operation  1b1 = HW Reset. Temporarily power down all power rails, except  VDD. I <sup>2</sup> C Register go to default settings.	
0	SW_RESET	R/W	1b0	SW_Reset  1b0 = Normal operation  1b1 = SW Reset. I <sup>2</sup> C Registers go to default settings.	

### 7.5.1.23 ICCTRL1 Register (Address = 0x36) [reset = 0x0]

ICCTRL1 is shown in 図 7-38 and described in 表 7-30.

Return to Summary Table.

#### 図 7-38. ICCTRL1 Register

7	6	5	4	3	2	1	0
MR_LPRESS	_ACTION_1:0	RESERVED	RESERVED	PG_MC	DDE_1:0	PMID_M	ODE_1:0
R/W-	2b00	R/W-1b0	R/W-1b0	R/W-	-2b00	R/W-	2b00

Product Folder Links: BQ21061

Submit Document Feedback



# 表 7-30. ICCTRL1 Register Field Descriptions

32 7 00. 10 o TRET Register Field Descriptions						
Bit	Field	Туре	Reset	Description		
7-6	MR_LPRESS_ACTION_1: 0	R/W	2b00	MR Long Press Action 2b00 = HW Reset (Power Cycle) 2b01 = Do nothing 2b10 = Enter Ship Mode 2b11 = Enter Ship Mode		
5	RESERVED	R/W	1b0	Reserved		
4	RESERVED	R/W	1b0	Reserved		
3-2	PG_MODE_1:0	R/W	2600	PG Pin Mode of Operation $2b00 = VIN$ Power Good. PG pulls to GND when $V_{IN} > V_{UVLO}$ , $V_{IN} > V_{BAT} + V_{SLP}$ and $V_{IN} < V_{IN\_OVP}$ . $2b01 = Deglitched$ Level Shifted /MR. PG is high impedance when the MR input is high, and PG pulls to GND when the MR input is low. $2b1x = General$ Purpose Open Drain Output. The state of the PG pin is then controlled through the GPO_PG bit, where if GPO_PG is 0, the PG pin is pulled to GND and if it is 1, the PG pin is in high impedance.		
1-0	PMID_MODE_1:0	R/W	2b00	PMID Control Sets how PMID is powered in any state, except Ship Mode. 2b00 = PMID powered from BAT or VIN if present 2b01 = PMID powered from BAT only, even if VIN is present 2b10 = PMID disconnected and left floating 2b11 = PMID disconnected and pulled down.		

# 7.5.1.24 ICCTRL2 Register (Address = 0x37) [reset = 0x40]

ICCTRL2 is shown in 図 7-39 and described in 表 7-31.

Return to Summary Table.

### 図 7-39. ICCTRL2 Register

7	6	5	4	3	2	1	0
F	PMID_REG_CTRL_2:	0	GPO_PG	RESE	RVED	HWRESET_14 S_WD	CHARGER_DIS ABLE
	R/W-3b010		R/W-1b0	R/W-2	2b00	R/W-1b0	R/W-1b0

# 表 7-31. ICCTRL2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	PMID_REG_CTRL_2:0	R/W	3b010	System (PMID) Regulation Voltage
				3b000 = Battery Tracking
				3b001 = 4.4 V
				3b010 = 4.5 V
				3b011 = 4.6 V
				3b100 = 4.7 V
				3b101 = 4.8 V
				3b110 = 4.9 V
				3b111 = Pass-Through (V <sub>IN</sub> )
4	GPO_PG	R/W	1b0	/PG General Purpose Output State Control
				1b0 = Pulled Down
				1b1 = High Z
3-2	RESERVED	R/W	2b00	Reserved



表 7-31. ICCTRL2 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
1	HWRESET_14S_WD	R/W	1b0	Enable for 14-second I <sup>2</sup> C watchdog timer for HW Reset after VIN connection 1b0 = Timer disabled 1b1 = Device will perform HW reset if no I <sup>2</sup> C transaction is done within 14 s after VIN is present
0	CHARGER_DISABLE	R/W	1b0	Charge Disable  1b0 = Charge enabled if /CE pin is low  1b1 = Charge disabled

### 7.5.1.25 TS\_FASTCHGCTRL Register (Address = 0x61) [reset = 0x34]

TS\_FASTCHGCTRL is shown in 図 7-40 and described in 表 7-32.

Return to Summary Table.

#### 図 7-40. TS FASTCHGCTRL Register

			<b>-</b>					
7	6	5	4	3	2	1	0	
RESERVED	TS_VBAT_REG2:0			RESERVED		TS_ICHRG_2:0		
R/W-1b0	R/W-3b011		R/W-1b0		R/W-3b100			

表 7-32. TS\_FASTCHGCTRL Register Field Descriptions


Bit	Field	Туре	Reset	Description	
7	RESERVED	R/W	1b0	Reserved	
6-4	TS_VBAT_REG2:0	R/W	3b011	Reduced target battery voltage during Warm  3b000 = No reduction  3b001 = VBAT_REG - 50 mV  3b010 = VBAT_REG - 100 mV  3b011 = VBAT_REG - 150 mV  3b100 = VBAT_REG - 200 mV  3b101 = VBAT_REG - 250 mV  3b110 = VBAT_REG - 350 mV	
3	RESERVED	R/W	1b0	Reserved	
2-0	TS_ICHRG_2:0	R/W	3b100	Fast charge current when decreased by TS function 3b000 = No reduction 3b001 = 0.875 x ICHG 3b010 = 0.750 x ICHG 3b011 = 0.625 x ICHG 3b100 = 0.500 x ICHG 3b101 = 0.375 x ICHG 3b101 = 0.250 x ICHG 3b111 = 0.125 x ICHG	

### 7.5.1.26 TS\_COLD Register (Address = 0x62) [reset = 0x7C]

TS\_COLD is shown in 図 7-41 and described in 表 7-33.

Return to Summary Table.

#### 図 7-41. TS\_COLD Register



Product Folder Links: BQ21061

Submit Document Feedback



### 図 7-41. TS\_COLD Register (continued)

TS\_COLD\_7:0

R/W-8b01111100

表 7-33. TS\_COLD Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TS_COLD_7:0	R/W	8b01111100	TS Cold Threshold
				1b = 4.688 mV
				10b = 9.375 mV
				100b = 18.75 mV
				1000b = 37.5 mV
				10000b = 75 mV
				100000b = 150 mV
				1000000b = 300 mV
				10000000b = 600 mV

### 7.5.1.27 TS\_COOL Register (Address = 0x63) [reset = 0x6D]

TS\_COOL is shown in  $\boxtimes$  7-42 and described in 表 7-34.

Return to Summary Table.

### 図 7-42. TS\_COOL Register

7	6	5	4	3	2	1	0		
TS_COOL_7:0									
			R/W-8b0	01101101					

#### 表 7-34. TS\_COOL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TS_COOL_7:0	R/W	8b01101101	TS Cool Threshold
				1b = 4.688 mV
				10b = 9.375 mV
				100b = 18.75 mV
				1000b = 37.5 mV
				10000b = 75 mV
				100000b = 150 mV
				1000000b = 300 mV
				10000000b = 600 mV

# 7.5.1.28 TS\_WARM Register (Address = 0x64) [reset = 0x38]

TS\_WARM is shown in 図 7-43 and described in 表 7-35.

Return to Summary Table.

# 図 7-43. TS\_WARM Register

7	6	5	4	3	2	1	0				
	TS_WARM_7:0										
	R/W-8b00111000										

Product Folder Links: BQ21061



表 7-35. TS\_WARM Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	TS_WARM_7:0	R/W	8b00111000	TS Warm Threshold
				1b = 4.688 mV
				10b = 9.375 mV
				100b = 18.75 mV
				1000b = 37.5 mV
				10000b = 75 mV
				100000b = 150 mV
				1000000b = 300 mV
				10000000b = 600 mV

### 7.5.1.29 TS\_HOT Register (Address = 0x65) [reset = 0x27]

TS\_HOT is shown in 図 7-44 and described in 表 7-36.

Return to Summary Table.

### 図 7-44. TS\_HOT Register



### 表 7-36. TS\_HOT Register Field Descriptions

	Bit	Field	Туре	Reset	Description
ſ	7-0	TS_HOT_7:0	R/W	8b00100111	TS Hot Threshold
					1b = 4.688 mV
					10b = 9.375 mV
					100b = 18.75 mV
					1000b = 37.5 mV
					10000b = 75 mV
					100000b = 150 mV
					1000000b = 300 mV
					10000000b = 600 mV
- 1		I .	1	1	

### 7.5.1.30 DEVICE\_ID Register (Address = 0x6F) [reset = 0x3A]

DEVICE\_ID is shown in  $\boxtimes$  7-45 and described in \$ 7-37.

Return to Summary Table.

### 図 7-45. DEVICE\_ID Register

7	6	5	4	3	2	1	0		
DEVICE_ID_7:0									
R-8b00111010									

### 表 7-37. DEVICE\_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	DEVICE_ID_7:0	R	8b00111010	Device ID 00111010b = BQ21061

Submit Document Feedback



# 8 Application and Implementation

注

以下のアプリケーション情報は、TIの製品仕様に含まれるものではなく、TIではその正確性または完全性を保証いたしません。個々の目的に対する製品の適合性については、お客様の責任で判断していただくことになります。お客様は自身の設計実装を検証しテストすることで、システムの機能を確認する必要があります。

#### 8.1 Application Information

A typical application of the BQ21061 consists of the device configured as an I<sup>2</sup>C controlled single cell Li-ion battery charger and power path manager or small battery applications such as smart-watches and wireless headsets. A battery thermistor may be connected to the TS pin to allow the device to monitor the battery temperature and control charging as desired.

The system designer may connect the  $\overline{\text{MR}}$  input to a push-button to send interrupts to the host as the button is pressed or to allow the application's end user to reset the system. If not used this pin must be left floating or tied to BAT.

### 8.2 Typical Application




図 8-1. Typical Application Diagram



#### 8.2.1 Design Requirements

The design parameters for the following design example are shown in 表 8-1 below.

表 8-1. Design Parameters

PARAMETER	VALUE
IN Supply Voltage	5 V
Battery Regulation Voltage	4.2 V
LDO Output Voltage	LDO (1.8 V)

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Input (IN/PMID) Capacitors

Low ESR ceramic capacitors such as X7R or X5R is preferred for input decoupling capacitors and should be places as close as possible to the supply and ground pins fo the IC. Due to the voltage derating of the capacitors it is recommended at 25-V rated capacitors are used for IN and PMID pins which can normally operate at 5 V. After derating the minimum capacitance must be higher than 1  $\mu$ F.

#### 8.2.2.2 VDD, LDO Input and Output Capacitors

A Low ESR ceramic capacitor such as X7R or X5R is recommended for the LDO decoupling capacitor. A 4.7- $\mu$ F capacitor is recommended for VDD output. For the LDO output a 2.2- $\mu$ F capacitor is recommended. The minimum supported capacitance after derating must be higher than 1  $\mu$ F to ensure stability. The VINLS input bypass capacitor value should match or exceed the LDO output capacitor value.

#### 8.2.2.3 TS

A 10-K $\Omega$  NTC should be connected in parallel to a 10-k $\Omega$  biasing resistor connected to ground. The ground connection of both the NTC and biasing resistor must be done as close as possible to the GND pin of the device or kelvin connected to it to minimize any error in TS measurement due IR drops on the board ground lines.

If the system designer does not wish to use the TS function for charging control, a 5-k $\Omega$  resistor from TS to ground must be connected.

#### 8.2.2.4 Recommended Passive Components

表 8-2. Recommended Passive Components

		MIN	NOM	MAX	UNIT
C <sub>PMID</sub>	Capacitance in PMID pin	1 <sup>(1)</sup>	22	47	μF
C <sub>LDO</sub>	LDO output capacitance	1	2.2	4.7	μF
C <sub>VDD</sub>	VDD output capacitance	1	2.2	4.7	μF
C <sub>BAT</sub>	BAT pin capacitance	1		-	μF
C <sub>IN</sub>	IN input bypass capacitance	1	4.7	10	μF
C <sub>INLS</sub>	VINLS input bypass capacitance	1		-	μF
C <sub>TS</sub>	Capacitance from TS pin to ground	0	0	1	nF


(1) For PMID regulation loop stability, for better transient performance a minimum capacitance (after derating) of 10  $\mu$ F is recommended.

Copyright © 2023 Texas Instruments Incorporated


Product Folder Links: BQ21061




### 8.2.3 Application Curves












Product Folder Links: BQ21061





# 9 Power Supply Recommendations

The BQ21061 requires the adapter or IN supply to be between 3.4 V and 5.5 V with at least 600-mA rating. The battery voltage must be higher than 2.4 V or  $V_{BATUVLO}$  to ensure proper operation.

Product Folder Links: BQ21061



# 10 Layout

# 10.1 Layout Guidelines

- · Have solid ground plane that is tied to the GND bump
- Place LDO and VDD output capacitors as close as possible to the respective bumps and GND or ground plane with short copper trace connection
- Place PMID capacitor as close to the PMID bump as possible and GND or ground plane.

### 10.2 Layout Example




図 10-1. Layout Example



### 11 Device and Documentation Support

# 11.1 Device Support

### 11.1.1 サード・パーティ製品に関する免責事項

サード・パーティ製品またはサービスに関するテキサス・インスツルメンツの出版物は、単独またはテキサス・インスツルメンツの製品、サービスと一緒に提供される場合に関係なく、サード・パーティ製品またはサービスの適合性に関する是認、サード・パーティ製品またはサービスの是認の表明を意味するものではありません。

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following: BQ21061EVM User's Guide and BQ21061 Setup Guide Tool

#### 11.3 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、ti.com のデバイス製品フォルダを開いてください。「更新の通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

#### 11.4 サポート・リソース

TI E2E™ サポート・フォーラムは、エンジニアが検証済みの回答と設計に関するヒントをエキスパートから迅速かつ直接得ることができる場所です。既存の回答を検索したり、独自の質問をしたりすることで、設計で必要な支援を迅速に得ることができます。

リンクされているコンテンツは、該当する貢献者により、現状のまま提供されるものです。これらは TI の仕様を構成するものではなく、必ずしも TI の見解を反映したものではありません。TI の使用条件を参照してください。

#### 11.5 静電気放電に関する注意事項



この IC は、ESD によって破損する可能性があります。テキサス・インスツルメンツは、IC を取り扱う際には常に適切な注意を払うことを推奨します。正しい取り扱いおよび設置手順に従わない場合、デバイスを破損するおそれがあります。

ESD による破損は、わずかな性能低下からデバイスの完全な故障まで多岐にわたります。精密な IC の場合、パラメータがわずかに変化するだけで公表されている仕様から外れる可能性があるため、破損が発生しやすくなっています。

#### 11.6 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

すべての商標は、それぞれの所有者に帰属します。

#### 11.7 用語集

テキサス・インスツルメンツ用語集 この用語集には、用語や略語の一覧および定義が記載されています。

Submit Document Feedback



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: BQ21061

www.ti.com 9-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
BQ21061YFPR	Active	Production	DSBGA (YFP)   20	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ21061
BQ21061YFPR.A	Active	Production	DSBGA (YFP)   20	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ21061
BQ21061YFPT	Active	Production	DSBGA (YFP)   20	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ21061
BQ21061YFPT.A	Active	Production	DSBGA (YFP)   20	250   SMALL T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ21061

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Feb-2025


### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ21061YFPR	DSBGA	YFP	20	3000	180.0	8.4	1.77	2.17	0.62	4.0	8.0	Q1
BQ21061YFPT	DSBGA	YFP	20	250	180.0	8.4	1.77	2.17	0.62	4.0	8.0	Q1

www.ti.com 7-Feb-2025




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ21061YFPR	DSBGA	YFP	20	3000	182.0	182.0	20.0
BQ21061YFPT	DSBGA	YFP	20	250	182.0	182.0	20.0



DIE SIZE BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



### 重要なお知らせと免責事項

TI は、技術データと信頼性データ (データシートを含みます)、設計リソース (リファレンス デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションに該当する各種規格や、その他のあらゆる安全性、セキュリティ、規制、または他の要件への確実な適合に関する責任を、お客様のみが単独で負うものとします。

上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TIの製品は、TIの販売条件、TIの総合的な品質ガイドライン、 ti.com または TI 製品などに関連して提供される他の適用条件に従い提供されます。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。 TI がカスタム、またはカスタマー仕様として明示的に指定していない限り、TI の製品は標準的なカタログに掲載される汎用機器です。

お客様がいかなる追加条項または代替条項を提案する場合も、TIはそれらに異議を唱え、拒否します。

Copyright © 2025, Texas Instruments Incorporated

最終更新日: 2025 年 10 月